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ABSTRACT 
A concept called “Active Output Filter” (AOF) for performing output filtering in 
switching converter is proposed. The methodology is based on voltage harmonic 
injection via a combination of H Bridge and minimized LC filter to cancel out the odd 
harmonics from a 400Hz square wave 3 phase inverter to achieve a pure sinusoidal 
output with modulation index of 1.27. Investigation reveals that AOF allows a 
substantial size reduction and gives competitive efficiency, as compared to passive 
inductor capacitor filter. Moreover, the main square wave inverter has a capability to 
regulate the output voltage depending on the Load requirements providing a wide range 
of modulation index. The operation principle of the concept is demonstrated for Variable 
Speed Constant Frequency (VSCF) high power aircraft application. The exploration lays 
a foundation for further investigation into the use of AOF concept for other power 
electronic converter systems. 
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1. INTRODUCTION AND LITERATURE REVIEW
1.1 Introduction 
The design of a conventional civil aircraft consists of a combination of systems: 
mechanical, pneumatic, hydraulic, and electrical systems. These systems have several 
drawbacks, such as low efficiency and difficulty in detecting leaks in a pneumatic 
system; the use of gearboxes in a mechanical system; heavy, inflexible piping; and the 
potential leakage of dangerous and corrosive fluids for the hydraulic system. The 
concept of the More Electric Aircraft ( MEA) has been introduced to overcome some of 
the drawbacks found in conventional architectures and bring more attractive advantages, 
such as more electrical capacity, better efficiency improved fuel consumption, and lower 
maintenance and operation costs and improved  safety as well as reliability [1-2]. 
The MEA revolutionary idea is expected to drive modern aircraft power system 
industries towards a more efficient, reliable and compact electrical system. MEA based 
airplanes deploy several voltage levels composed of a combination AC and DC Sub-
systems. Those MEA subsystems are mainly in the form multi-converter power systems 
utilizing power electronics and transformers conversion stages. Modern aircrafts consists 
of four major AC and DC voltage levels: 405VAC (variable frequency), 200VAC, 
28VDC and 270VDC. The main electrical generation source in airplanes is supplied 
from two or more engine-driven-generators to feed the AC. All aircraft systems needs a 
mixed AC and DC power altogether. The DC power comes from rectification of the AC 
power using transformer rectifier units (TRUs) based on 12-pulse configuration [3-5]. 
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The traditional constant speed drive (CSD) generating system used in several 
aerospace applications since 1945 [16]. It is composed of a regulated synchronous 
generator, the output frequency of which is maintained constant by means of a hydro-
mechanical drive CSD system connecting it to the engine via a gearbox mechanical 
interface [1]. 
 One possible approach to decrease the weight and volume of the system is 
introduced by an integration of the drive and the generator integrated into a single unit, 
thereby providing the integrated drive generator (IDG) [2]. However, Towards MEA 
topology as wells as continuing developments in power electronics the DC-link variable-
speed constant-frequency (VSCF) generating system, becoming a feasible replacement 
to the CSD and IDG systems. Unlike CSD/IDG, The VSCF electrical system is more 
flexible since its components can be distributed throughout the aircraft while CSD/IDG 
mechanical system must unavoidably be located close to the engine [5]. 
1.1.1 Need of compact and light weight system 
Power density of energy conversion systems is one of the most crucial factors in 
aerospace applications; this is the motive behind using 400Hz power systems on planes 
rather than conventional 50, 60Hz. important equipment occupying less space in an 
aircraft or space shuttle will result in increased functionality within a limited space as 
long as maximizing the performance. Moreover the development of the aircrafts in the 
past few decades results a larger electrical capacity as shown in Figure 1 
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Figure 1 Commercial aviation electrical power systems and infrastructure market: aircraft electrical power 
generating capacity by aircraft type [5] 
Higher Power Capacity within a space constrains require higher voltage levels. 
Thereby, the aircrafts Electrical System Designers Tends to increase the voltage levels to 
allow more electrical loads to be added to the system as illustrated Figure 2 and that add 
a significant need to optimize the size and weight of all aircrafts equipment’s. 
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Figure 2 Aircrafts electrical system development [6] 
Similarly, offshore drilling rigs are now built in deeper waters with depths of up 
to 7000ft and have to operate in severe conditions [7-8]. Thus, support structures are 
needed for these rigs to ensure equipment’s safe and reliable operation. Consequently, 
the equipment needs to be lightweight, for the subsea structure to provide stability. In 
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order to improve the petroleum production, it is desired to have more functionality 
within a narrow space. 
Likewise, it is desired to have shipboard systems such as battle cruiser, aircraft 
carriers and naval vessels to become as compact as possible and reduce the amount of 
energy spent in navigating with other heavy equipment. Especially, that the cost of 
generating electricity at sea is higher than the cost of electricity produced by land power 
plant’s [7-8]. Therefore, any reduction in size or weight is saving on cost of electricity. 
At the same time, such shipboard systems would like to have compact systems to house 
other major equipment. Thus, a lot of efforts are being put to develop strong composites 
which will replace heavy materials as steel in aerospace applications, on offshore 
platforms for drilling and shipboard systems [8-9]. 
1.1.2 Need for compacts VSCF 
After the MEA Revolution the aircrafts electrical system has an increased value 
contribution up to 14 % of the total commercial aviation market as illustrated in Figure 3 
[4]. Therefore the importance of electrical systems forces the development of power 
generation and power distribution systems. In case of power generation system, VSCF’s 
systems are vital stage systems due their ability to manage the full generated power 
delivered by each jet engine respectively.  Thus, its design criteria’s must be selected 
strictly. Moreover, any improvement in power density, efficiency or power quality is 
also considered to be vital in Aerospace applications. 
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Figure 3 Commercial aviation electrical power systems and infrastructure market: aircrafts systems value 
contribution, 2007 [4] 
1.1.3 Research objective 
The goal of this study is to propose and analyze an Active Output Filter (AOF) 
which will replace the bulky passive output L-C filter suitable for high power 
applications such as Variable Speed Constant Frequency units in Aerospace applications 
having weight and size constraints. A 3 phase diode rectifier stage followed by The 
Direct Current (DC) link capacitor converters the generated power from AC to DC. Then 
the DC voltage in turns converted to 400Hz constant frequency AC Voltage via inverter 
stage to supply the aircraft loads. 
To improve output Total harmonic Distortion a passive output LC filter stage is 
deployed to remove switching frequency harmonics generated by the inverter offering a 
low Total Harmonic Distortion (THD) output voltage. The Size of this Passive LC- 
Filter is forced to be bulky due to inverter switching frequency constrains  incorporated 
4% 
19% 
15% 
4% 
5% 14% 
24% 
12% 3% 
Flight Control Systems
Fuselage
Wings
Landing Gear
Cabin Interiors
Electrical Systems
Power Plants
Avionics
Other
 7 
 
by high power generation output that can reach up to 250KVA in case B787[2]. Thus, 
lowering the L-C filter size will result in degrading the output voltage quality and 
incorporated undesired harmonics in the system. 
The proposed topology involves adding 3 Active output filter (AOF) blocks to the 
inverter in which each AOF blocks contains of H Bridge, minimized LC filter and DC 
link. As a result, the main inverter switching frequency is lowered down to the 
fundamental 400Hz frequency which incorporates a boost in efficiency. 
Moreover, the processed power is divided into the 3 AOF blocks since that their 
rating is 1/3 p.u and that enables very high switching frequency capabilities incorporated 
by AOF’s H bridge. With very high switching frequency i.e. 200 KHz the AOF’s L-C 
filter will significantly minimized and the overall passive components power density will 
be reduced compared to the conventional 3 phase inverter topology.  
Unlike to 3 phase inverter each AOF block is a single phase unit capable of 
unipolar scheme in which the harmonics start to appear at twice switching frequency 
instead of the switching frequency and that features a better quality filtration advantage.  
Moreover, more efficient switches i.e. GaN, SiC and MOSFET can be employed instead 
of   IGBT’s due to lower applied voltage and power rating as wells as lower power 
density switches up to 80% smaller than silicon based devices[10]. In addition, the 
voltage stress of the filter inductor will be reduced to 1/3 which will reduced the 
inductance and the core size even more.  
 Furthermore, the nature of AOF blocks involves a voltage injection stage after a 
3-phase  six step inverter stage enabling  a modulation index up to 1.27 that also allow a 
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lower main DC-Link Applied Voltage. The Proposed topology have been tested under 
balanced, unbalanced and nonlinear load condition and it’s proves it’s feasibility under 
different loading conditions. 
Also, Voltage control have been applied to the main inverter offering a regulated 
load voltage using two different PWM methods: Selective harmonic Elimination Pulse 
Width Modulation (SHEPWM) and Space Vector Pulse Width Modulation (SVPWM). 
1.2 Literature review 
1.2.1 Electrical power system (EPS) architecture 
Traditional airplane electric power system (EPS) often composed of two or more 
jet engine-driven generators to supply aircraft electrical loads needs. Since that engine 
driven-generators are solely connected to the distribution buses in some modern aircraft 
almost all American and European air forces use the parallel connection structure due 
it’s high reliability and efficiency. In parallel connection structure, the main generators 
bus bars are connected together through Bus-Tie Breaker [6]. In the event that one 
generator should fail it is automatically isolated from its respective bus bar and all bus 
bar loads are then taken over by the operative generator to ensure optimum possible 
performance. If both generators fail, the batteries will automatically supply power to 
only the essential loads and keep them operating for a pre-specified period depending on 
load requirements and battery condition. In conventional aircraft system, the 
synchronous generator supplies AC voltage at fixed frequency to feed the AC loads [6]. 
AC/DC conversion stages based rectifiers are used to convert the AC voltage with 
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constant frequency at the main AC bus to several DC voltage levels at the secondary 
buses which supply electrical power to DC loads as shown in Figures 4. 
Figure 4 Conventional B767/A320 aircraft power distribution system. (© 2008 IEEE [1]- Adapted with 
permission)  
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The main parameters of the Electrical Power System (EPS) are as follows: 
a) Main engine generator: IDG, 3 Phases, 115/200V, 400Hz, 90KVA 
b) APU: 3 Phases, 115/200V 400Hz, 90KVA 
c) EXT Power: 3 Phases, 115/200V 400Hz 
d) RAM Air Turbine (RAT): Single Phase, 115/200V 400Hz, 5kVA 
e) Static Inverter: Single Phase, 115V 400Hz，1kVA 
f) Transformer Rectifier Units (TRU): 28V 200A 
g) Battery: 28V, 23Ah 
 
1.2.1.1 Main generators and (apu) generator 
The two aircrafts’ jet-engines drive the two 3-phase AC main generators (GEN1, 
GEN2) on A320 through an integrated drive method. Each generator can provide up to 
90kVA electrical power at 115/200V and 400Hz. The Auxiliary Power Unit Generator 
(APU GEN) is driven directly by the APU and can provide the same electrical power as 
the main generators, and can act as the substitution of either or both main generators at 
any time for safe landing. A Generator Control Unit (GCU) can respectively control the 
output of each generator. The primary functions of GCU are as follows [6]: 
a) Control and regulate the frequency and voltage of the GEN output 
b) Protect the power network by controlling the associated Generator Line Contactor 
(GLC) 
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1.2.1.2 External power (ground power) 
For long periods of aircraft operation on the ground, a supply of power is needed 
for maintenance and testing. Ground power can be generated by means of a motor-
generator set. The usual standard for ground power is three-phase 200VAC 400 Hz, 
which is the same as the aircraft AC generators. The Ground Power is provided for 
specially appointed aircraft systems, while other systems will not be powered. A Ground 
Power Control Unit (GPCU) can provide protection for the network by controlling the 
external power contactor [5-6]. 
 1.2.1.3 Emergency generator 
In case both main generators and APU generator fail, the blue hydraulic circuit 
drives an emergency generator which can automatically provide emergency AC power 
for the aircraft electrical system. This generator can produce 5kVA of 3-phase 115/200V 
400Hz electrical power. There is a corresponding GCU to perform the following 
functions [6]: 
A) Regulates the emergency generator at a constant speed
B) Regulates the output voltage of the generator
C) Controls the emergency generator line contactor to protect the network
D) Control the start-up of the emergency generator
1.2.1.4 Static inverter 
The static inverter transforms 28V DC power from Battery1 into 1kVA of single-
phase 115V 400Hz electrical power, which is then transferred to the AC essential bus. If 
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only the batteries are providing electrical power to the aircraft, disregarding the 
pushbutton positions of the BAT1 and BAT2, when the speed of the aircraft is above 50 
knots, the inverter will be automatically activated. When the speed of the aircraft is 
below 50 knots, if only the batteries are providing electrical power to the aircraft, and the 
BAT1 and BAT2 pushbuttons are both on at auto position, the inverter will also be 
activated [6]. 
1.2.1.5 Transformer rectifier units 
There are two transformer rectifiers, TR1 and TR2, to provide up to 200A of 28V 
DC power for the electrical system on board. When the main engine generators and the 
APU generator all fail, of if either TR1 of TR2 fails, the ESS TR can supply the essential 
DC network from the emergency generator. Every TR can control its own contactor by 
internal logic [6]. 
1.2.1.6 Batteries 
There are two main batteries, each one with a normal capacity of 23Ah. Both of 
them are permanently connected to the two corresponding buses. Each battery has an 
associated Battery Charge Limiter (BCL) to detect the charging status and to control the 
battery contactor. 
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1.2.2 More electric aircrafts 
Development in power electronics, control systems, motor drives, and electric 
machines helped in discovering new technologies of the VSCF system. The main 
advantage of MOE system is that it offers better starter /generator systems, higher 
reliability, lower maintanance costs. In addition higher effciency can also be achieved 
especially that 400Hz aircraft systems invloves more passive elements losses than 60Hz 
systems. VSCF systems employ an AC three-phase synchronous generator and solid 
state converters. Each solid state converter consists of: 
(a) Rectifier Unit: which converts a variable frequency AC voltage into DC 
(b) Intermediate circuit: Including DC-Link Unit 
(c) Inverter: Converts the DC into three-phase AC constant frequency voltage. 
The configuration of a typical variable-speed constant-frequency 
starter/generator system [11-12] is operating in generation motoring modes. In the 
motoring mode, the constant frequency AC system, via the bi-directional power 
converter, provides input electric power to the electric machine which acts as a starter to 
the aircraft engine. On the other hand, during generating mode of VSCF system, the 
aircraft engine rotating in a variable speed, provides mechanical input power to the 
electric generator. The electric generator then supplies variable frequency AC power to a 
(bi-directional) power converter which provides AC fixed frequency voltage to the main 
bus[5]. 
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1.2.3 Aircrafts power generation sources  
The electrical power systems of aircrafts have been signeficently improved  in 
latest years  towards  increased dependency of elecrecity as was illustraed in Figure 2 . 
The voltage 28 VDC was the conventional EPS from the starting of fotries  to the  the 
starting of the fifties [13]. There were either one or two DC batteries to support the 
critical loads during an emergency.  
The 200VAC at 400Hz constant frequency (CF) aircraft system started on the 
beginning of the sixties to supply the AC Loads. The variable-frequency (VF) 
generations appeared since ninties and the load management systems and backup 
generators. Finally, Variable-speed constant-frequency (VSCF) aircraft appeared on 
2000 and continues until today.  
This VSCF aircrafts contains a constant DC bus of 270VDC and for feeding AC 
loads; three-phase inverters are used.. The generation power rating of Boeing and Airbus 
increased continuesly over the years until it reaches 0.8MVA for Airbus A380 while it 
reaches 1.4MVA for Boeing B787 as shown in Figure 1. Different aircraft power ratings 
with their used technologies [5] are listed in Table 1. These aircraft systems are 
highlighted as follows. More detaild explination of  CSD,IDG,VF and VSCF need to be 
realized to obtain the reason behind proposing the VSCF topology to the aircraft 
industry.  
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Table 1: Civil/military aircraft and electrical power generation techniques [5] 
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1.2.3.1 Constant speed drive 
Figure 5 Constant speed drive 
Constant Speed Drives (CSD) shown in Figure 5 has been implanted to provide a 
mechanical interface block between the variable speed input jet engine and a 400Hz 
synchronous generator that directly supply the 400Hz Sinusoidal Load as expressed in 
[14]. The mechanical interface is basically a hydro-mechanical variable-ratio drive that 
couple the jet-engine shaft to the synchronous generator via stages of gears and 
hydraulic cylinder block common to both pump and a motor. And these stages help to 
regulate the jet-engine speed to the required generator constant speed. 
Though CSD delivers a constant 400Hz frequency output it suffers from several 
disadvantages such as: 
- Low efficiency range from 74%-79% [16]. 
- The size and weight of the CSD system is high. 
- The hydro-mechanical coupling and the synchronous generator has to be placed 
next to each other’s. 
- Frequent Maintenance Required. 
Constant Frequency 
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Towards the improvement of CSD, an Integrated Drive Generator (IDG) have been 
introduced 
1.2.3.2 Integrated drive generator 
Shaft CSD Load
Jet engine Sync GeneratorVariable Speed Constant Speed
IDG Block
Figure 6 Integrated drive generator block diagram representation 
Integrated Drive Generator (IDG) expressed in Figure 6 is a combination of the 
CSD and the oil cooled generator into a single compact unit sharing the same case. This 
configuration requires less space, and reduces weight and vibration when compared with 
the CSD configuration [1]. 
Continuing developments in both power electronics and microprocessor 
technology have led to the dc-link Variable-Speed Constant-Frequency (VSCF) 
generating system and Variable Frequency system (VF) which becomes a viable 
alternative to the CSD and IDG systems. 
Constant Frequency 
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1.2.3.3 Variable frequency 
Shaft Load
Jet engine Induction/Synchronies Generat0rVariable Speed
Variable Speed 
(380-800Hz)
Figure 7 Variable frequency configuration 
          The Variable Frequency (VF) generator can be driven by the engine directly via 
Synchronous, induction, and switched reluctance machines and can supply the variable 
frequency (generally 380~760Hz) power to airframe systems without the aid of complex 
mechanical conversion equipment’s [17] as shown in the above Figure 7. 
          The main advantages of the VF technology are: cost saving and reliability 
improving. However the disadvantages of the VF generator are also obvious. Much AC 
equipment cannot work normally and steadily under VF power generation because of the 
frequency mismatch. Therefore some regulation methods need to be adopted hence that 
it also affects the fuel system involving ac-motor driven pumps design. 
   Conventional induction motors must be designed to accommodate the frequency 
variation resulting in a significant speed variation between minimum and maximum 
frequency. Thus both transfer and boost pumps must be sized to meet minimum flow and 
pressure at the lowest available ac frequency (and hence the lowest rotational speed), 
four significant issue result from this situation [17]: 
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1. Boost pumps are typically  oversized for the cruise flight condition where engine
speed are high and hence pump rotational speeds are high 
2. Power factors are much lower than for constant frequency power systems.
3. Heavier pumps  to accommodate  the specified performance at low frequency
4. More Current is required to deliver the required power
1.2.3.4 Variable speed constant frequency block diagram 
Shaft
AC 
Generator
Passive Filter Load
HF Inverter
Variable Speed Constant Frequency
Constant Frequency
Figure 8 Variable speed constant frequency block diagram 
          Mechanical Interface of CSD/IDG have been replaced by an AC Generator 
rotating at variable speed followed by a Rectifier then a DC Link that supply a high 
switching frequency Inverter with output passive filter (Figure 8). This inverter produces 
the required sinusoidal voltage with constant frequency providing the following 
advantages 
• High Efficiency (more than 85% according to [16] )
• Smaller Size and Weight
• Less fuel consumption,
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• Lower maintenance and operation costs
• Electrical power does not require a heavy infrastructure
• Very flexible
          The first VSCF has been successfully used on the military aircraft F-18E/F, while 
the second one has been widely used on the commercial aircraft, such as B737 and B777 
[5]. The new varible speed constant frequency system  (VSCF) contains a lot of 
harmonics due to the existing of power converters. To meet the standards of harmonic 
contents based on Toatal Harmonic Disribution measure either passive filters [1] or 
active power filters [18-19] are used. Unfortuently these filter have and a negative 
impact in power dinsity as well the effciency of the system. This study is only focused in 
improving the high switching frequency inverter block and output passive filter block 
therefore, detailed analysis and design will be obtained for these two blocks next 
chapters. 
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2. AOF FOR SINGLE PHASE VSCF APPLICATION
(PROOF OF CONCEPT) 
2.1 Introduction 
          The power quality of the electrical system is an important matter especially in 
modern applications. Thus, if a high quality sinusoidal voltage waveform must be 
available at a certain point in the electrical system to supply standard or critical loads, a 
voltage filtering system is required comply with IEEE standards and technical 
recommendations. 
          Passive filtering is a possible solution, but presents several drawbacks e.g. larger 
Weight and volume. Another option could be an ac/dc/ac system, which produces high 
quality sinusoidal voltages. However, it needs more than one stage of conversion and 
implies higher costs as well as complex configuration. Another possibility is the 
utilization of active filters, theoretically introduced in the 1970 [20]. A series active filter 
is the appropriate choice to improve voltage waveforms [21] but it requires DC-Link or a 
power source supplied by an auxiliary source. 
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          Another proposed approach is utilizing active filters in harmonic current reduction 
or compensation [22-23]. While another proposed topology that combined active filter 
filters with a passive element causing in a hybrid voltage filter [24-25]. Unlike hybrid 
voltage filters used in [24-25], proposed Active Output Filter (AOF) has the following 
advantages: 
 Lower DC input voltage
 High modulation index up to ma =1.27
 AOF is dynamic and can be used for retro-fit applications
 AOF  DC Link Storage elements has a self-balancing advantage without a need
close-loop control 
 High power quality output in compliance  with IEEE THD Standards
 Can be utilized for different loading condition e.g. unbalanced and nonlinear-
load with maintaining good quality sinusoidal output  
23 
2.2 Analysis 
Load
AOF
AOF
a A
a
b
o
400Hz Square Wave 
Inverter Stage
Voltage Injection Stage
b
Vcap
+
-
-
b
A
Fundamental
 Harmonic
PWM
400Hz square wave -
Figure 9 The proposed topology containing square wave inverter and the high switching frequency AOF 
Since that the inverter in the proposed AOF topology show in Figure 9 switches 
the input DC link voltage in square wave pattern thus the resulted input voltage will be 
as follows: 
𝑣𝑖𝑛𝑣(𝑡) =
4
𝜋
𝑉𝐷𝐶 ∙ ∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1,3,5.. (1)    
𝑣𝑖𝑛𝑣(𝑡) =
4
𝜋
𝑉𝐷𝐶(sin(𝜔𝑡) +
sin(3𝜔𝑡)
3
+
sin(5𝜔𝑡)
5
+
sin(7𝜔𝑡)
7
+
sin(9𝜔𝑡)
9
… . . )   (2) 
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The voltage across AOF has been modulated to generated harmonics 3
rd
, 5th, 7
th…nth
which has a magnitude of −
4
𝑛𝜋
 as expressed in the following equation
𝑣𝐴𝑂𝐹(𝑡) = −
4
𝜋
𝑉𝐷𝐶(
sin(3𝜔𝑡)
3
+
sin(5𝜔𝑡)
5
+
sin(7𝜔𝑡)
7
+
sin(9𝜔𝑡)
9
… . . ) (3) 
 To obtain the resulted output voltage waveform we Take KVL shown in Figure 10 
𝑣𝑂(𝑡) = 𝑣𝑖𝑛𝑣(𝑡) + 𝑣𝐴𝑂𝐹(𝑡) (4) 
 𝑣𝑂(𝑡) =  
4
𝜋
𝑉𝐷𝐶 sin(𝜔𝑡)      (5) 
+
Vab
-
AOF
+  VaA  -
+
VAb
-
+
Vload
-
+  VAOF  -
+
Vinv
-
Figure 10 Single phase AOF voltage representation 
KVL 
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Figure 11 Voltage wave form of the main inverter voltage(Vinv), AOF injected voltage(VAOF) and load 
voltage (Vload) 
As a result, a pure sinusoidal output has been achieved featuring a modulation 
index 𝒎𝒂 of 
4
𝜋
 or 1.27 exceeding the common maximum modulation value of 1 obtained 
from conventional single phase pulse width modulated inverter as demonstrated in 
Figure 11. And that offers an opportunity to reduce the DC link capacitor size as shown 
in below. Hence that 𝑣𝑎𝑏 is the peak load voltage such that  𝑣𝑎𝑏 = 𝑉𝐿𝑜𝑎𝑑 
𝑣𝑎𝑏 = 𝑚𝑎𝑉𝐷𝐶                            𝑉𝐷𝐶 =
𝑣𝑎𝑏
𝑚𝑎
(6) 
0 50 100 150 200 250 300 350
-1
0
1
Fundamental Angle°
With injecting triplen harmonics by AOF
 
Vinv VAOF Vload
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Table 2: Modulation index compareson between conventional inverter and the propsed AOF topology 
𝒎𝒂 𝑽𝑫𝑪
1 100% of 𝑜𝑓𝑣𝑎𝑏
1.27 78.7% 𝑜𝑓𝑣𝑎𝑏
         Table 2 summarizes the main dc-link voltage reduction to achieve the same output 
voltage compared to traditional passive filter topology. 
However, injecting voltage harmonics (3
rd
, 5
th
, 7
th
...) into the System will also
generate even harmonics in the AOF DC link capacitor reflected from the dc-link current 
𝑖𝐷𝐶 𝐴𝑂𝐹. To find the DC link Current the switching function  𝑆𝐴𝑂𝐹(𝑡)  that governs AOF
is assumed to equal the AOF injected voltage 𝑣𝐴𝑂𝐹(𝑡)  obtained from Equation 3  when
assuming ripple free AOF DC Link. 
𝑆𝐴𝑂𝐹(𝑡) =
𝑣𝐴𝑂𝐹(𝑡)
𝑉𝐷𝐶 𝐴𝑂𝐹
(7) 
−4
𝜋
𝑉𝐷𝐶 ∑
𝑠𝑖𝑛(𝑛𝜔𝑡)
𝑛
∞
𝑛= 3,5,7,9,…
𝑉𝐷𝐶
=
−4
𝜋
∑
𝑠𝑖𝑛(𝑛𝜔𝑡)
𝑛
∞
𝑛= 3,5,7,9,… (8) 
Then  𝑖𝐷𝐶 𝐴𝑂𝐹 can be attained when assuming a pure sinusoidal output of 𝐼𝑜 magnitude 
𝑖𝐷𝐶 𝐴𝑂𝐹 = 𝑖𝑜(𝑡)𝑆𝐴𝑂𝐹(𝑡) = 𝐼𝑜 sin(𝜔𝑡) 𝑆𝐴𝑂𝐹(𝑡)   (9) 
𝑖𝐷𝐶 𝐴𝑂𝐹 = 𝐼𝑜
4
𝜋
(
cos(2𝜔𝑡)
6
−
cos(4𝜔𝑡)
6
+
cos(4𝜔𝑡)
10
−
cos(6𝜔𝑡)
10
+
cos(6𝜔𝑡)
14
… . . ) (10)   
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Thus, by injecting harmonics voltage (3
rd
, 5
th
, 7
th
, ..) current harmonics (2
nd
, 4
th
…) are reflected on the DC link capacitor  and we can find those harmonics components 
as demonstrated above. This will cause low order (2
nd
) voltage harmonic ripples to
appear on the DC link voltage of the AOF and hence the size of the capacitor is selected 
accordingly. 
2.3 Passive filter sizing 
Since that the AOF emulates all the odd harmonics (3
rd
, 5
th
 , 7
th
 ….) generated
from equation (3) an undesired switching frequency harmonics will also appear on the 
output due to pulse width modulation switching as shown in Figure 12. A minimized 
second order LC filter has been added to attenuate those harmonics to ensure power high 
quality sinusoidal output. 
28 
Figure 12 Harmonic distribution for a) AOF modulating signal b) AOF voltage VaA 
To illustrate the AOF advantage the following design example shown in Table 3 has 
been taken into consideration: 
Table 3: Design example for single phase AOF 
Fsw Input DC  Load Load RMS 
Voltage 
50KHz 533v 3KW 480v 
0
0.1
0.2
0.3
0.4
Vsub1
0 50 100
Frequency (KHz)
0
50
100
150
200
VaA
3
rd ,
 5
th
 ,7
th
 …
n
th
(a) 
(b) 
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JnXL
jXC/LVi,n ZL,n
Figure 13 Second order passive filter 
          The transfer function of a second order LC filter shown in Figure 13 can be 
illustrated in the following transfer function such that XL is the inductive reactance at 
400Hz while XC is the capacitive reactance at 400Hz 
𝐻 =
𝑉𝑜
𝑉𝑖𝑛
=
−𝐽𝑋𝑐∙𝑍𝐿𝑁
𝑛𝑋𝐿𝑋𝑐+𝑗𝑍𝐿𝑁(𝑛2𝑋𝐿−𝑋𝑐)
      (11) 
Assuming XL << XC  to obtain a  close to unity filter gain at full load condition such that 
: 𝐻 ≈ 1 
At no load condition  𝑍𝐿𝑁 is very large such that:  
 𝐻 =  −
𝑋𝑐
𝑛2𝑋𝐿−𝑋𝑐
=
1
𝑛2∙
𝑋𝐿
𝑋𝑐
−1
  (12) 
Assuming Total Harmonic Distortion (THD) is less than 5% and hence that H is 
equivalent to H such that 𝐻 =  
1
𝑛2∙
𝑋𝐿
𝑋𝑐
−1
< 0.045. 
Then: 
𝑋𝐿
𝑋𝐶
≥
23.333
𝑛2
   (13) 
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𝑋𝐿 = 2𝜋𝐿𝑓1  ,   𝑋𝐶 =
1
2𝜋𝑓1𝑐
,   𝑛 =
fsw
f1
 (14) 
          And for unipolar switching schemes the harmonic start to appear at twice the 
switching frequency thus the effective switching frequency is twice the switching 
frequency. The LC filter is designed assuming that the harmonics is appeared at the 
switching frequency which is the worst case scenario at 𝑛 =  
𝑓𝑠𝑤
𝑓1
 = 120. And since the 
resonance frequency of the LC filter can be found using the following equation: 
𝑓𝑟
𝑓1
=  √
𝑋𝐿
𝑋𝐶
≤ √
𝑛2
23.333
≤ 25  (15) 
Than 𝑓𝑟𝑒𝑠 = 10𝐾ℎ𝑧 
Since that non-linear diode rectifier load is mostly the case for single phase inverter 
application thus the LC filter will be designed in compliance with it as expressed in 
Figure 14. 
JnXL
jXC/LVi,n IhVh
Figure 14 Passive filter equivalent circuit for non-linear load condition 
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Such that: 
𝑉ℎ = 𝑒𝑞𝑢𝑖𝑣𝑎𝑙𝑒𝑛𝑡 𝑣𝑜𝑙𝑡𝑎𝑔𝑒 
ℎ = ℎ𝑎𝑟𝑚𝑜𝑛𝑖𝑐 
𝐼ℎ = 𝐶𝑢𝑟𝑟𝑒𝑛𝑡 𝑎𝑡 "ℎ" ℎ𝑎𝑟𝑚𝑜𝑛𝑖𝑐 
|𝑉ℎ| =
ℎ
1−ℎ2
𝑋𝐿
𝑋𝐶
∙ 𝐼ℎ (16) 
For the previous assumption such that XL << XC  which also implies that 
XL
XC
 is very small 
and that will lead us to the following equation: 
|𝑉ℎ| ≅ ℎ𝑋𝐿 ∙ 𝐼ℎ   (17) 
Assuming that the 3
rd
 harmonic is 80% of all the harmonics components and since that
THD is assumed to be 5% then THD for only the 3
rd
 harmonic is 0.05*0.8 = 0.03 such
that: 
|𝑉3|
𝑉1
=
3∙𝑋𝐿∙𝐼3
𝑉1
= 0.03  (18) 
For our designed example of 3KW resistive load 𝐼1 =
𝑃
𝑉𝑜
= 6.25 
From Equation 14  𝐼3 = 0.8 ∙ 𝐼1 = 5𝐴 
Substituting all the calculated parameters in equation 18 then 
𝑋𝐿 = 0.96Ω
From Equation 14 
𝐿 =  
𝑋𝐿
2𝜋𝑓1
= 380µ𝐻 
Given equation 13 Xc can be computed to be 600 Ω
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𝑐 =  
1
2𝜋𝑓1𝑋𝑐
= 0.663 µ𝐹 
The inductor current ripple has to pass through the following check point to insure a 
viable design: 
∆𝑖𝐿𝑚𝑎𝑥 =
1
8
𝑉𝐷𝑐
𝐿∙𝑓𝑠𝑤
≤ 20%𝑖𝑝𝑒𝑎𝑘 (19) 
And that check point is met as shown in below Figure 15 obtained from PSIM 
simulation since that the ripple on L is proved to be less than 20%. 
Figure 15 The filter current waveform in comparison with output current wave 
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2.4 AOF dc-link design 
The AOF Direct Current (DC) Link is basically a capacitor that stores the energy 
coming from the main DC voltage source after the main square wave stage as shown in 
Figure 9. Ideally, DC Link Capacitor is a voltage source. However, in practical 
application it needs to be closed loop controlled to maintain the designed voltage 
charged value while in this study the DC Link is self-balanced in which it get charges 
until it reached Vdc and maintain its value there with only associating ripples generated 
from harmonics starting from 2
nd
 harmonic as was explained in analysis section and that
can be illustrated in below equation in which K equals Vdc in steady state and the other 
terms associate the ripple to that Vdc value 
𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡) =
1
𝑐
∫ 𝑖𝐷𝐶 𝐴𝑂𝐹(𝑡) + 𝐾     (20) 
𝑖𝐷𝐶 𝐴𝑂𝐹(𝑡) Have been demonstrated before in equation (10)
Given that  
ΔQ = CΔV (21) 
And ΔQ can be obtained by plotting equation 10 and integrate the area when the 
capacitor is charging as shown in the following Figure 16: 
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Figure 16 Active output filter normalized dc-link current 
The shaded area can be calculated to obtain normalized  ΔQ value for 400Hz 
fundamental frequency. Using MATLAB, the normalized ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 = 65.258 ∙
10−6   Note that this number is linearly proportional to fundamental frequency. Then
substituting that number in Equation 21 
ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 ∙ 𝐼𝑜 ∙
4
𝜋
= CΔV𝐴𝑂𝐹_𝐷𝐶 (22) 
And when dividing by the output voltage Vo the following equation will be resulted 
ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 ∙
𝐼𝑜
𝑉𝑜
∙
4
𝜋
=
CΔV𝐴𝑂𝐹𝐷𝐶
𝑉𝑜
         (23) 
Hence that from Equation 6, then  𝑉𝑜 = 𝑚𝑎𝑉𝐷𝐶  and that will lead to below equation 
ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 ∙
𝐼𝑜
𝑉𝑜
∙
4
𝜋
=
C
𝑚𝑎
ΔV𝐴𝑂𝐹_𝐷𝐶
𝑉𝐴𝑂𝐹_𝐷𝐶
  (24) 
For resistive load the capacitance can be computed using this equation: 
C ∙=
4
𝜋
∙
𝑚𝑎∙ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑
𝑅∙
ΔV𝐴𝑂𝐹_𝐷𝐶
𝑉𝐴𝑂𝐹_𝐷𝐶
    (25) 
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For the given design example in analysis section the DC Link can be found to be 
C = 7µF ( for 20% ripple and ma=1.274) and as a safety Factor  the DC Link value have 
been increased to 15 µF. 
2.5 Self-balancing strategy 
In previous analysis the DC-Link Capacitor was assumed to reach the VDC 
voltage value after the certain transient time and then maintains that DC voltage which 
also associate ripple. The DC link current equation has been illustrated in Analysis 
Section in Equation 10. 
𝑣𝑖𝑛𝑣(𝑡) =
4
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣 ∙ ∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1        (26) 
𝑆𝐴𝑂𝐹(𝑡) = −𝑘 
4
𝜋
(
sin(3𝜔𝑡)
3
+
sin(5𝜔𝑡)
5
+
sin(7𝜔𝑡)
7
+
sin(9𝜔𝑡)
9
… . . ) = −𝑘 
4
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=3,5,.     (27) 
To investigate DC Link capacitor response we need to formulate 𝑣𝐴𝑂𝐹 𝐷𝐶 𝑙𝑖𝑛𝑘 with 
respect to 𝑖𝐴𝑂𝐹 𝐷𝐶 𝑙𝑖𝑛𝑘 and that can be done by substituting equations 26 and 27 in 28   
𝑖𝑂(𝑡) =
𝑣𝑖𝑛𝑣(𝑡)+𝑣𝐴𝑂𝐹(𝑡)
𝑅
(28) 
𝑖𝑂(𝑡) =
[
4
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣∙∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1 ]+[𝑆𝐴𝑂𝐹(𝑡) 𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡)] 
𝑅
         (29) 
𝑖𝑂(𝑡) =
[
4
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣∙∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1 ]+[ 
4
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=3,5,.  𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡)] 
𝑅
      (30)
𝑖𝐷𝐶 𝐴𝑂𝐹(𝑡) =    [
4
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=3,5,. ] 
[
4
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣∙∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1 ]+[ 
4
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=3,5,.  𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡)] 
𝑅
 (31)       
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Then substituting equation 31 in equation 32 note that K=0 since that the DC Link is 
initially.uncharged. 
𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡) =
1
𝑐
∫ 𝑖𝐷𝐶 𝐴𝑂𝐹(𝑡) + 𝐾  (32) 
To simplify the analysis only the DC components of the previous equation have been 
taking into consideration the results equation will be as follows: 
𝐼𝐷𝐶𝐴𝑂𝐹 =
(𝑎0)𝑉𝑑𝑐𝑖𝑛𝑣+(𝑎1 )𝑉𝑑𝑐𝑎𝑜𝑓
𝑅
    (33)        
Table 4: The coefficients of  Vdcinv and Vdcaof  with respect to the presented injected harmonics 
Harmonics Taken Into 
consideration 
𝑎0 𝑎1
1
st
  , 3
rd
0.09 -0.09 
1
st
  , 3
rd
 ,5
th
0.1224 -0.1224 
1
st
  , 3
rd
 , 5
th
 ,7
th
0.1389 -0.1389 
1
st
  , 3
rd
 , 5
th
 , 7
th
 ,11
th
0.1556 -0.1556 
All odd Harmonics 0.1892 -0.1892 
It can be noticed from the previous Table 4 that 𝑎0 = 𝑎1 in all cases. Moreover,
almost half of the DC components generated from fundamental and 3
rd
 only. On the
other hand, 82% of the total DC Components when taking up to 11
th
 harmonic
component from the square wave injected voltage. Therefore lower order harmonics are 
mainly responsible for charging the AOF DC Link capacitor and since that 
𝐼𝐷𝐶𝐴𝑂𝐹 = 𝑆. 𝑉𝐷𝐶 𝐴𝑂𝐹(s)       (34) 
Then 
𝑉𝐷𝐶𝐴𝑂𝐹(𝑠) =
𝑎0
𝑆𝑅𝐶−𝑎1
𝑉𝑑𝑐𝑖𝑛𝑣(𝑠)   (35) 
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          From the Final Value Theorem, the DC gain is the value of the transfer function 
when s=0 for stable transfer function. Thus, DC gain is equal  =
𝑎0
−𝑎1
= 1 as been 
expressed in Table 4. And the response time constant τ = R*C which determines the 
settlling time and the rising time as well. 𝑉𝐷𝐶𝐴𝑂𝐹 response for step input of Vinv = 100v 
assuming R=1 and c=5mF is illustrated in below Figure 17. 
Figure 17 Vdcaof response to step input of Vdcinv =100v. And that demonstrate that the system is stable. 
Hence that the previous response (Figure 17) excludes the ripple effect caused by 
the even harmonics 2
nd
, 4
th
, 6
th
 …etc., Thus, by simply adding those ripple resulted from
equation 10  to Figure 17 we can find  dc-link  normalized ripple waveform. 
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Figure 18 AOF dc ripple waveform 
And the resulted wave for is expressed in Figure 19: 
Figure 19 AOF final dc-link wave form after adding the ripples obtained from PSIM simulation
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2.6 Comparison between AOF and passive filter in terms of size 
          Assuming that the switching frequency capability of the conventional IGBT-based 
inverter is 10 KHz then for design example taken from Table 3 can be summarized into 
in the following Table 5: 
Table 5: Comparison between conventional single phase inverter and single phase AOF  configuration 
Criteria Traditional Inverter AOF topology 
Switching Frequency 10Khz 48Khz/400Hz 
Required DC Link Voltage 679v 533v 
L-Filter 380µH 380µH 
C-Filter 4µF 0.66µF 
It can be observed from the Table 5 that single phase AOF reduce the DC Link 
voltage requirement by 21.5% offering a lower voltage stress switching devices. 
Moreover, the capacitor size has been reduced 6 times due to higher switching frequency 
operation. 
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2.7 Software simulation 
2.7.1 Active output filter for resistive load 
          The Summarized inverter and AOF specification obtained from the previous 
sections have been tabulated in Table 6 and Simulated in PSIM. Figure 20 and 21 show 
the output current 𝑖𝑜 with respect to inductor current𝑖𝐿 , AOF voltage 𝑉𝐴𝑂𝐹  , output
voltage across 3 phase resistive load 𝑣𝑜  and AOF DC link voltage. It can be confirmed
that Figure 9 complies with the analysis section incorporating a stable first order 
response dc-link voltage. Figure 22 expressed the main inverter dc-link current with 
respect to AOF dc-link current. When performing FFT to Figure 21 it can be noticed 
from Figure 23 that 6
th
 harmonic is dominant in the main dc-link current while 4
th
harmonic is dominant in AOF dc-link current. 
Table 6: Design parameters after computing passive filter and dc-link values 
𝒇𝒔𝒘 Input DC  AOF DC 
Link 
AOF Filter Load Load RMS 
Voltage 
50KHz 533v 15µF 380µH, 
0.663µF 
3KW 480v 
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Figure 20 This figure shows that the capacitor is self-balanced with 5 % ripple with a sinusoidal output 
Figure 21 This figure shows the sinusoidal output for 480v RMS 3 kw resistive with capacitor ripple of 
10.7 % 
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Figure 22 (A) DC current waveform input from the main dc voltage source. (B)  dc current waveform of 
AOF 
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Figure 23  Total harmonic distortion spectrum of: (a) the main dc input current (b) active output filter dc 
current (c) zoomed in of a (d) zoomed in of b 
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2.7.2 AOF for non-linear load application 
AOF
400Hz InverterMain DC Link Voltage Nonlinear Load
+
-
Figure 24 Active output filter block diagram for nonlinear diode rectifier load 
Nonlinear load i.e. diode rectifier involves variance of impedance though 
sinusoidal input is presented. Thus, when the input voltage to the rectifier is sinusoidal 
the input current will be non-sinusoidal and that present harmonics that might disturb the 
system. Therefore VSCF with AOF block have been tested under diode rectifier non-
linear load to analyze its performance as shown in Figure 24. For Ideal sinusoidal 
voltage  input to a rectifier the current waveform will involve  lower odd harmonics and 
the 3
rd
 us typically the larges one therefore the LC filter need to be designed accordingly.
Table 7 summarizes the components parameters selected for testing sinusoidal output 
resulted from AOF to feed a non-linear diode rectifier load. Since that AOF is self-
balanced and the close loop control has not been used in this analysis, a small passive 
impede den in series with Filter inductor to assist in neutralizing the added nonlinear 
load harmonic effects [3]. 
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Table 7: Design parameters for 1-phase nonlinear load 
𝒇𝒔𝒘 Input DC AOF DC Link AOF Filter load Load RMS 
Voltage 
Rectifier 
Ld,Cd 
50KHz 533v 15µF 300µH, 5µF 3KW 480v 4mH 
133µF 
Figure 25 The upper figure describes the diode rectifier input current while the lower figure describes the 
diode rectifier input voltage that maintains a very good quality at total harmonic distortion of 3% 
Given the above Figure 25, AOF supply the nonlinear load with a high quality 
input voltage though the non-linear case is presented. Given Figure 26 the DC voltage 
output of the rectifier is maintained with ripple of 10% and the AOF DC Link is self 
with a ripple of 14%. 
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Figure 26 The upper figure shows the dc output voltage of the  rectifier in "green" while the second figure 
shows that the dc-link capacitor is self-balanced to 533v+14% ripple 
When Considering AOF DC Link Current and Main inverter DC Link Current the 
resulted waveform is described below Figure 27: 
Figure 27 DC Current waveform input from the main DC voltage source to the square Inverter and it's not 
affected with diode rectifier addition 
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To investigate the harmonics distribution for the above currents, Fast Fourier 
Transform have been analyzed using PSIM and the results is expressed Figure 28. As 
expected, the main inverter has a DC components and harmonics starting at the 2
nd
 while
AOF involve even harmonics components and it’s slightly effected by non-linear load 
condition. 
Figure 28 Total harmonic distortion spectrum of: (a)  he main dc input current (b) AOF dc current in 
bottom (c) zoomed in of a  (d) zoomed in of b 
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3. THREE PHASE AOF FOR VSCF APPLICATION
3.1 Introduction 
          Similar to single phase AOF approach, The 3 phase Active Output Filter topology 
also cancels out the voltage harmonics from the main inverter using the switching 
strategy. The design of the Active Output Filter topology is shown in Figure 29. The 
structure can be broadly divided into two main sub-systems, main inverter and 3 AOF 
block. Moreover, each AOF block contains H Bridge, DC Link and LC filter. 
AOF
Load
AOF
AOF
AOF
a,b,c A,B,C
a
b
c
o
400Hz Square Wave 
Inverter Stage
Voltage Injection Stage
A
B
C
Fundamental
 Harmonic Triplen 
Harmonics
PWM
400hz Square Wave
Vcap
+
-
+
+
- -
com
com
com
com
Figure 29 The proposed system architecture using 400Hz inverter and 3 AOF blocks 
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The proposed topology has the following advantages: 
 AOF Reduce The Passive elements down to 70% smaller in size depending on
the switching frequency 
 AOF is capable to switch at very high switching frequency i.e. 200Khz due to
lower VA rating of 1/3 PU 
 Main inverter low switching frequency at 400 Hz results in a boost in efficiency
 Lower DC input voltage
 High modulation index up to ma =1.27
 AOF is dynamic and can be used for retro-fit applications
 AOF  DC Link Storage elements has a self-balancing advantage without a close-
loop control 
 High power quality output in compliance  with IEEE THD Standards
 Can be utilized for different loading condition e.g. unbalanced and nonlinear-
load with maintaining good quality sinusoidal output  
 50 
 
3.2 Conventional 3 phase inverter with passive output filter approach 
          In this study only the main inverter and the passive output filter blocks have 
been considered from VSCF power generation system which has been presented in 
Figure 8 in Chapter 1. Moreover, the Direct Current Link (DC Link) is assumed to be 
very large and ripple free to act as an ideal DC voltage source as illustrated in Figure 
30 below. 
 
 
 
 
Figure 30 Circuit waveform of conventional 3 phase inverter 
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3.2.1 Main inverter block 
          The main inverter contains six full VA rated power switches to convert the DC 
voltage input voltage to a Pulse Width Modulated voltage waveform that contains the 
desired fundamental and the unwanted harmonics starting at the switching frequency as 
tabulated in Table 8. 
Table 8: Normalized amplitudes Vn3/Vdc for line-to-line three-phase pwm voltages [26] 
Given Table 8 above, ma which stands for the modulation index is defined as follows: 
𝑚𝑎 =
2𝑣𝑎𝑏
𝑉𝑑𝑐√3
   (36) 
𝑚𝑓 =
𝑓𝑠𝑤
𝑓𝑜
    (37) 
Hence that 
𝑚𝑎: 𝑀𝑜𝑑𝑢𝑙𝑎𝑡𝑖𝑜𝑛 𝐼𝑛𝑑𝑒𝑥 
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𝑚𝑓: The ratio between modulating signal and reference signal 
𝑣𝑎𝑏: Line to Line voltage RMS 
𝑓𝑠𝑤: Switching Frequency 
𝑓𝑜: Fundamental Frequency 
 𝑉𝑑𝑐: Input DC voltage to the inverter 
The largest harmonics start to appear at the switching frequency in which the LC 
filter will be sized accordingly.  Moreover, the maximum ma in this case is 1. However, 
when using Space Vector Pules Width Modulation switching scheme higher modulation 
index can be achieved at ma =1.1547. However, since that VSCF module handles high 
complex power that can reach to 250VA per module in large aircrafts. Thus, the 
switching frequency is constrained due to higher switching losses as well as lower 
reliability of those switches at high power which force the design of the output L-C filter 
to be bulky. The following design example shown in Table 9 will be considered in order 
to obtain a reasonable LC size comparison between the traditional inverter topology and 
the proposed AOF topology. 
Table 9: Design example for passive elements size comparison 
𝒇𝒔𝒘 𝑽𝒅𝒄 Load VLoad(RMS) 
50Khz 681v 52.5KW 
per/phase 
311v 
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3.2.2 Output passive filter design 
Similar to dc-dc buck converter [87], the relation the L-Filter value can be 
obtained when related to the current ripple ∆𝑖𝐿 by analyzing the following equation 38 
∆𝑖𝐿 =
𝑉𝑑𝑐 𝐷(1−𝐷)
𝑓𝑠𝑤∙𝐿
   (38) 
It can be noticed that the current ripple is maximum at duty ration (D) of 50%. And that 
will lead to the following 
∆𝑖𝐿𝑚𝑎𝑥 =
𝑉𝑑𝑐 
4∙𝑓𝑠𝑤∙𝐿
    (39) 
For 3 phase system the DC input voltage is divided equally between two inductors since 
that there are two inductor current path for each switching state and that results in 
equation below: 
 ∆𝑖𝐿𝑚𝑎𝑥 =
𝑉𝑑𝑐 
8∙𝑓𝑠𝑤∙𝐿
  (40) 
A reasonable  ∆𝑖𝐿𝑚𝑎𝑥 is assumed to be less that 20% of the peak load current 
𝑖𝑝𝑒𝑎𝑘 and that will results the following equation 
𝐿 ≥
𝑉𝑑𝑐
8∙𝑓𝑠𝑤∙0.2∙𝑖𝑝𝑒𝑎𝑘
(41) 
Given Table 9, the L Filter need to be 𝐿 ≥ 177µ𝐻 
To find the filter capacitor value a proper resonance frequency can be selected given the 
following inequality: 
5𝑓𝑜 ≤ 𝑓𝑟𝑒𝑠 ≤
1
5
𝑓𝑠𝑤      (42) 
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Assuming that the hardware switching frequency capability is 𝑓𝑠𝑤 = 10𝐾ℎ𝑧 then, 
𝑓𝑟𝑒𝑠 = 2𝐾𝐻𝑧 , and  the capacitance can be found using the following equation note the 
resulted c is 36µF. 
𝑓𝑟𝑒𝑠 =
1
2𝜋
√
1
𝐿𝐶
 (43) 
c = 
1
𝐿(2𝜋𝑓𝑟𝑒𝑠)2
(44) 
Total Harmonic Distortion (THD) is a term used to quantify the non-sinusoidal 
property of a waveform. THD is the ratio of the rms value of all the non-fundamental 
frequency terms to the rms value of the fundamental frequency term as expressed in the 
following equation [87]: 
𝑇𝐻𝐷 =  √
∑ 𝑉𝑛,𝑟𝑚𝑠
2
𝑛≠1
𝑉1,𝑟𝑚𝑠
2 (45) 
Total harmonic distortion is often applied in situations where the dc term is zero, 
in which case THD may be expressed as 
𝑇𝐻𝐷 =  √
∑ 𝑉𝑛,𝑟𝑚𝑠
2
𝑛=2
𝑉1,𝑟𝑚𝑠
2 (46) 
However THD is assumed to be equivalent to the gain of the 2
nd
 order LC filter
at the switching frequency since that  all  harmonics components  between the 
fundamental and the switching frequency  equals to zero due  Pulse Width Modulation 
operation 
H =
Xc
n2XL−Xc
(47)
𝑋𝐿 = 2𝜋𝐿𝑓𝑜 = 11.05    ,   𝑋𝐶 =
1
2𝜋𝑓𝑜𝑐
,   𝑛 =
𝑓𝑠
𝑓1
(49) 
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𝑋𝐿 = 0.445Ω , 𝑋𝐶 = 11.05Ω, 𝑛 = 25, 
          The resulted gain (H) is 4.1% then THD is less than 5% which is complies with 
industrial IEEE standards. A reasonable assumption for the main inverter switching 
frequency has been chosen to 10 KHz in order to achieve high power quality which 
minimum possible switching frequency. The results have simulated in MATLAB for an 
ideal resistive balanced load condition as shown in Figure 31 and Figure 32 below: 
Figure 31 Phase voltage for the 10 khz switching frequency inverter without AOF presence 
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Figure 32 The achieved sinusoidal output voltage at very low THD along with the voltage drop of the 
AOF inductor filter 
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3.3 Analysis of the two proposed AOF topologies 
Given Figure 29, the three phase AOF contains mainly the main inverter 
switching at the fundamental frequency (400Hz in this case) since that each leg is 
connected in series with AOF block. Unlike Single phase, triplen harmonics got 
cancelled automatically in the Line to Line voltage. And that give an opportunity to 
produce another voltage injection waveform that include the triplen harmonics in the 
modulating signals.  In Order to obtain a valid comparison between the conventional 
inverter case and the proposed AOF with triplen harmonic cancellation and without the 
triplen harmonic cancelation  a simulation in MATLAB program have been conducted to 
present a comparison between the three cases that will be shown in later sections      
 
3.3.1 Three phase AOF with triplen harmonic cancelation 
When considering the output phase voltage of the main inverter referred to the 
DC link midpoint (square wave voltage shown on Fig. 3a. In which that the Triplen 
Harmonics ( 3
rd
  , 9
th, 
 27
th
 …) are canceled by AOF blocks. 
The first case, the square wave voltage (1) contains all the odd harmonics 
(including all the triplen harmonics), hence the required injected voltage by the AOF is 
(1). The maximum voltage to be injected by the AOF is equal to half the DC link voltage 
of the main inverter. 
𝑣𝑖𝑛𝑣(𝑡) =
2
𝜋
𝑉𝐷𝐶 ∑
𝑠𝑖𝑛(𝑛𝜔𝑡)
𝑛
∞
𝑛=1,3,5,7,9,…                                                                              (50) 
𝑣𝐴𝑂𝐹(𝑡) =
−2
𝜋
𝑉𝐷𝐶 ∑
𝑠𝑖𝑛(𝑛𝜔𝑡)
𝑛
∞
𝑛= 3,5,7,9,…                                                                            (51) 
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𝑣𝑖𝑛𝑣(t) =
2
π
VDC (sin(ωt) +
sin(3ωt)
3
+
sin(5ωt)
5
+
sin(7ωt)
7
+ ⋯ )   (52) 
𝑣𝐴𝑂𝐹(t) = −
2
π
VDC (
sin(3ωt)
3
+
sin(5ωt)
5
+
sin(7ωt)
7
+ ⋯ )          (53) 
In this case the resulting output voltage waveform will be a pure sinusoidal with a 
modulation index ma of 
4
π
 or 1.27 (as expressed in Figure 33) which is higher than the
maximum modulation index achievable by Sinusoidal PWM ‘1’ and Space Vector 
Modulation ‘1.1547’, giving the chance to reduce the DC link working voltage, reducing 
the voltage rating of the DC link capacitor and switching devices. 
vO(t) = vinv(t) + vAOF(t) =  
4
π
 
VDC
2
sin(ωt) (54) 
The switching function 𝑆𝐴𝑂𝐹(𝑡) that governs the AOF voltage is
𝑆𝐴𝑂𝐹(𝑡) =
𝑣𝐴𝑂𝐹(𝑡)
𝑉𝐷𝐶 𝐴𝑂𝐹
           (55) 
𝑆𝐴𝑂𝐹(𝑡) =
−2
𝜋 𝑉𝐷𝐶 ∑
𝑠𝑖𝑛(𝑛𝜔𝑡)
𝑛
∞
𝑛= 3,5,7,9,…
𝑉𝐷𝐶
2
=
−4
𝜋
∑
𝑠𝑖𝑛(𝑛𝜔𝑡)
𝑛
∞
𝑛= 3,5,7,9,…
𝑖𝐷𝐶 𝐴𝑂𝐹 = 𝑖𝑜(𝑡)𝑆𝐴𝑂𝐹(𝑡) = 𝐼𝑜 sin(𝜔𝑡) 𝑆𝐴𝑂𝐹(𝑡) (56) 
Assuming sinusoidal load current 
𝑖𝐷𝐶 𝐴𝑂𝐹 = 𝐼𝑜
4
𝜋
(
cos(2𝜔𝑡)
6
−
cos(4𝜔𝑡)
6
+
cos(4𝜔𝑡)
10
−
cos(6𝜔𝑡)
10
… . . ) (57)
By injecting harmonics voltage (3
rd
, 5
th
, 7
th
, etc.) current harmonics (2
nd
, 4
th
 …) are
reflected on the DC link capacitor and we can find those harmonics components as 
demonstrated above. This will cause low order (2
nd
) harmonic ripples to appear on the
DC link voltage of the AOF and hence the size of the capacitor is selected accordingly. 
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Figure 33 Voltage wave form of the main inverter voltage(Vinv), AOF injected voltage(VAOF) and load 
voltage (Vload) 
3.3.1.1 Self-balancing strategy 
The dc-link current equation has been illustrated in analysis section in 
Equation 10. note that: 
𝑣𝑖𝑛𝑣(𝑡) =
2
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣 ∙ ∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1 (58) 
𝑆𝐴𝑂𝐹(𝑡) = −
2
𝜋
(
sin(3𝜔𝑡)
3
+
sin(5𝜔𝑡)
5
+
sin(7𝜔𝑡)
7
+
sin(9𝜔𝑡)
9
… . . ) = −
2
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=3,5,.  (59) 
To investigate DC Link capacitor response we need to formulate 𝑣𝐴𝑂𝐹 𝐷𝐶 𝑙𝑖𝑛𝑘 with 
respect to 𝑖𝐴𝑂𝐹 𝐷𝐶 𝑙𝑖𝑛𝑘 and that can be done by substituting equations 58 and 59 in 69: 
𝑖𝑂(𝑡) =
𝑣𝑖𝑛𝑣(𝑡)+𝑣𝐴𝑂𝐹(𝑡)
𝑅
𝑖𝑂(𝑡) =
[
2
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣∙∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1 ]+[𝑆𝐴𝑂𝐹(𝑡) 𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡)] 
𝑅
         (60) 
𝑖𝑂(𝑡) =
[
2
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣∙∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1 ]+[ 
2
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=3,5,.  𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡)] 
𝑅
(61)
𝑖𝐷𝐶 𝐴𝑂𝐹(𝑡) =    [
2
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=3,5,. ] 
[
2
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣∙∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1 ]+[ 
2
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=3,5,.  𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡)] 
𝑅
 (62)      
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Then substituting equation 62 in equation 63 note that K=0 since that the DC Link is 
initially.uncharged. 
𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡) =
1
𝑐
∫ 𝑖𝐷𝐶 𝐴𝑂𝐹(𝑡) + 𝐾          (63) 
To simplify the analysis only the DC components of the previous equation have been 
taking in consideration. Thus, when finding the mean of the previous equation the 
resulted equations is the same as  equation 33 and 34 in single phase AOF case. 
Table 10: The coefficients  of  Vdcinv and Vdcaof  with respect to the presented injected harmonics for 
case 1 
Harmonics Taken Into 
consideration 
𝑎1 𝑎0
1
st
  , 3
rd
0.09 -0.045 
1
st
  , 3
rd
 ,5
th
0.1224 -0.0612 
1
st
  , 3
rd
 , 5
th
 ,7
th
0.1389 -0.0694 
1
st
  , 3
rd
 , 5
th
 , 7
th
 ,9
th
0.1489 -0.0744 
1
st
  , 3
rd
 , 5
th
 , 7
th
 11
th
0.1556 -.0778 
All odd Harmonics 0.1892 -0.0946 
Similar to single phase AOF, it can be noticed from Table 10 that 𝑎0 = −
1
2
𝑎1 in 
all cases. Moreover, almost half of the DC components generated from fundamental and 
3
rd
 only. On the other hand, when taking up to 11
th
 harmonic into consideration we   can
reach 82% of the total DC Components. Therefore lower order harmonics are mainly 
responsible for charging the AOF DC Link Capacitors. And since that 
𝐼𝐷𝐶𝐴𝑂𝐹 equals   𝑆. 𝑉𝐷𝐶 𝐴𝑂𝐹(𝑠) thus, we carry on the analysis in S domain 
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From the Final Value Theorem, the DC gain is the value of the transfer function 
when s=0 for stable transfer function. Thus, DC gain is equal  =
𝑎0
−𝑎1
= 1/2 as been 
expressed in the previous table. And the response time constant τ = R*C which 
determines the settlling time and the rising time as well. 𝑉𝐷𝐶𝐴𝑂𝐹 Response for  Vinv= 
681 step input of the design example in Table 9 ( R = 1.84Ω, C = 286µF ) will results 
𝑉𝐷𝐶𝐴𝑂𝐹  = 340.5v when excluding the lower harmonics and the ripple effects. The step 
response is expressed in MATLAB simulation as verified in the Next Figure 34. 
Figure 34 Vdcaof response to a step input of Vdcinv =681v 
Hence that the previous response (Figure 34) excludes the ripple effect caused by 
the even harmonics 2
nd
, 4th, 6
th
 …etc., Thus, by simply adding those ripple resulted from
equation 64 to Figure 34 we can find  DC Link  normalized ripple waveform which is 
equal to the single phase AOF case. 
𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡) = 𝐼𝑜
4
𝜋𝑐
(
sin(2𝜔𝑡)
12
−
sin(4𝜔𝑡)
12
+
sin(4𝜔𝑡)
20
−
sin(6𝜔𝑡)
20
+
sin(6𝜔𝑡)
28
… . . ) (64) 
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Figure 35 Three phase AOF dc-link ripple waveform 
And the resulted addition of the AOF DC gain obtained from Figure 34 and ripple 
obtained from Figure 35 has been simulated in PSIM (Figure 36). 
Figure 36 AOF final dc-link wave form after adding the ripples obtained using PSIM simulation 
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3.3.1.2  AOF dc-link design 
In this study the DC Link is self-balanced in which it get charges until it reaches 
Vdc/2 and maintain its value there with only associating ripples generated from 
harmonics starting from 2
nd
 harmonic similar to what  was explained in in chapter 2.
And that can be illustrated using equation 20 from single phase AOF case in which K 
equals Vdc/2 in steady state and the other terms associate the ripple to the Vdc/2 value. 
Note 𝑖𝐷𝐶 𝐴𝑂𝐹(𝑡) Have been demonstrated in equation (57).
While ΔQ can be obtained by plotting equation (57) and integrate the area when 
the capacitor is charging note that  the normalized  ΔQ value for 400Hz fundamental 
frequency exactly equals to single phase AOF case obtained from chapter 2. The 
normalized ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 = 65.258 ∙ 10
−6 Note that this number is linearly proportional
to fundamental frequency. 
ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 ∙ 𝐼𝑜 ∙
4
𝜋
= CΔV𝐴𝑂𝐹_𝐷𝐶 (65) 
And when dividing by the output phase voltage (Peak) Vo the following equation will be 
resulted 
ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 ∙
𝐼𝑜
𝑉𝑜
∙
4
𝜋
=
CΔV𝐴𝑂𝐹𝐷𝐶
𝑉𝑜
 (66) 
Hence that: 
𝑉𝑑𝑐 =
2√2∙𝑉𝑎𝑏_𝑟𝑚𝑠
𝑚𝑎√3
  (67) 
Then 𝑉𝑑𝑐 =
2∙𝑉𝑎0
𝑚𝑎
  (68) 
And   VDC_AOF =
VDC
2
  as attained from pervious section. Moreover, Vo = Vao 
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Then 
𝑉𝑜= 𝑉𝐷𝐶_𝐴𝑂𝐹 ∙  𝑚𝑎     (69) 
Substituting equation 69 in 66 will lead to below equation 
ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 ∙
𝐼𝑜
𝑉𝑜
∙
4
𝜋
=
𝐶∙ΔV𝐴𝑂𝐹_𝐷𝐶
𝑉𝐷𝐶_𝐴𝑂𝐹∙ 𝑚𝑎
(70) 
For resistive load the capacitance can be computed using this equation: 
C ∙=
4
𝜋
∙
𝑚𝑎∙ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑
𝑅∙
ΔV𝐴𝑂𝐹_𝐷𝐶
𝑉𝐴𝑂𝐹_𝐷𝐶
        (71) 
For the given design example from Table 9 the DC Link can be found to be 
C = 286 µF (for 20% ripple and ma=1.274)  
3.3.1.3  Passive filter design 
Considering the design parameters in Table 9 the inductance value can be 
obtained in the same manner as conventional inverter by using equation 41. However, 
the voltage of the AOF is one half the main DC-link giving a inductor reduction 
advantage by a factor of 2. Moreover, the switching frequency is 5 times more due to 
high performance switching used in AOF as a result the inductance value will be further 
reduced by a factor of 5. Therefore the inductance is 10 times smaller than conventional 
3 phase inverter note that 𝐿 = 18µH .     
𝐿 ≥
𝑉𝑑𝑐
2
8∙𝑓𝑠𝑤∙0.2∙𝑖𝑝𝑒𝑎𝑘
(72) 
To find the filter capacitor value a proper resonance frequency can be selected given 
equation 42. 
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Assuming that the hardware switching frequency capability is 𝑓𝑠𝑤 = 50𝐾ℎ𝑧 then, 
𝑓𝑟𝑒𝑠 = 10𝐾𝐻𝑧 , and  the capacitance can be found using the equation 43 and 44 hence 
that the resulted c is 15µF. 
Similar to 3 phase invertor, THD is assumed to be equivalent to the gain of the 
2
nd
 order LC filter at the switching frequency since that  all  harmonics components
between the fundamental and the switching frequency  equals to zero according to Pulse 
Width Modulation operation. Then the filter gain H can be found using equation 47 
H = 3.9% then THD is < 5% which is complies with industrial IEEE standards. 
Finally 3 phase AOF topology have been simulated in MATLAB considering Table 9 
specification and the designed LC-Filter and DC Link Values as demonstrated in Figures 
37, 38 and 39. 
Figure 37 Reference voltage injected by AOF on top, phase voltage of main inverter in bottom 
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Figure 38 Load voltage for the 3 phases on top, voltage drop on the filter inductor for one of the phases 
Figure 39 AOF dc-link voltages on top, and AOF modulation index in bottom 
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3.3.2 Three phase AOF without triplen harmonic cancelation 
Figure 40 Three phase AOF voltage waveforms without injecting triplen harmonics 
The difference between this cases and the previous proposed case is the presence 
of the triplen harmonics [27] and requiring the AOF to cancel these harmonic 
components or not. When considering the output phase voltage of the main inverter as 
referred with respect to the neutral point of a 3phase load (six-step voltage shown on 
Figure 40, since that the triplen harmonic is not canceled by AOF, the six-step voltage 
(equation 75) contains all the odd harmonics (except the triplen harmonics), hence the 
required injected voltage by the AOF is (2). The maximum voltage to be injected by the 
AOF is equal to 1/3 the DC link voltage of the main inverter. 
𝑣𝑖𝑛𝑣(𝑡) =
2
𝜋
𝑉𝐷𝐶 ∑
sin(nωt)
n
∞
n=1,5,7,11…      (73) 
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𝑣𝐴𝑂𝐹(𝑡) =
−2
𝜋
𝑉𝐷𝐶 ∑
𝑠𝑖𝑛(𝑛𝜔𝑡)
𝑛
∞
𝑛=5,7,11…                                                                              (74) 
 
𝑣𝑖𝑛𝑣(𝑡) =
2
π
VDC (sin(ωt) +
sin(5ωt)
5
+
sin(7ωt)
7
+
sin(11ωt)
11
… )                                                 (75) 
 
𝑣𝐴𝑂𝐹(𝑡) = −
2
π
VDC (
sin(5ωt)
5
+
sin(7ωt)
7
… . . )                                                                        (76) 
 
The  resulting output voltage waveform will be a pure sinusoidal with a modulation 
index ma of 
4
π
 or 1.27 which is higher than the maximum modulation index achievable 
by Sinusoidal PWM ‘1’ and Space Vector Modulation ‘1.1547’, giving the chance to 
reduce the DC link working voltage, reducing the voltage rating of the DC link capacitor 
and switching devices. 
𝑣𝑂(𝑡) = 𝑣𝑖𝑛𝑣(𝑡) + 𝑣𝐴𝑂𝐹(𝑡) =  
4
𝜋
 
𝑉𝐷𝐶
2
sin(𝜔𝑡)                                                               (77) 
 
The switching function 𝑆𝐴𝑂𝐹(𝑡) that governs the AOF voltage can be denoted as:  
 
𝑆𝐴𝑂𝐹(𝑡) =
𝑣𝐴𝑂𝐹(𝑡)
𝑉𝐷𝐶 𝐴𝑂𝐹
                                                                                                                                               (78) 
 
𝑆𝐴𝑂𝐹(𝑡) =
−2
𝜋
𝑉𝐷𝐶 ∑
𝑠𝑖𝑛(𝑛𝜔𝑡)
𝑛
∞
𝑛= 5,7,11…
𝑉𝐷𝐶
3
=
−6
𝜋
∑
𝑠𝑖𝑛(𝑛𝜔𝑡)
𝑛
∞
𝑛=5,7,11…                                            (79) 
Due to power invariance (neglecting the converter losses), the DC link current of the 
AOF is: 
𝑖𝐷𝐶 𝐴𝑂𝐹 = 𝑖𝑜(𝑡)𝑆𝐴𝑂𝐹(𝑡) = 𝐼𝑜 sin(𝜔𝑡) 𝑆𝐴𝑂𝐹(𝑡) =
𝑣𝐴𝑂𝐹(𝑡)
𝑉𝐷𝐶 𝐴𝑂𝐹
 
 
𝑖𝐷𝐶 𝐴𝑂𝐹 = 𝐼𝑜
6
𝜋
 (
cos(4𝜔𝑡)
10
−
cos(6𝜔𝑡)
10
+
cos(6𝜔𝑡)
14
−
cos(8𝜔𝑡)
14
… . . )                                     (80) 
By injecting harmonics voltage (5
th
, 7
th
, 11
th
  ...) current harmonics (4
th
, 6
th
 …) are 
reflected on the DC link capacitor and we can find those harmonics components as 
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demonstrated above. This will cause low order (4
nd
) harmonic ripples to appear on the
DC link voltage of the AOF and hence the size of the capacitor is selected accordingly. 
3.3.2.1 Self-balancing strategy 
For previous analysis, the DC-Link Capacitor was assumed to reach the VDC/3 
voltage value and after the transient time and then sustain that DC voltage which also 
associate ripple.  The DC link current equation has been illustrated in Analysis Section 
in Equation 10.  
𝑣𝑖𝑛𝑣(𝑡) =
2
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣 ∙ ∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1,5,7..      (81) 
𝑆𝐴𝑂𝐹(𝑡) = −
6
𝜋
(
sin(5𝜔𝑡)
5
+
sin(7𝜔𝑡)
7
+
sin(11𝜔𝑡)
11
… . . ) = −
6
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=5,7,11...  (82)
To investigate DC Link capacitor response we need to formulate 𝑣𝐴𝑂𝐹 𝐷𝐶 𝑙𝑖𝑛𝑘 with 
respect to 𝑖𝐴𝑂𝐹 𝐷𝐶 𝑙𝑖𝑛𝑘 and that can be done by substituting equations 81 and 82 in 83: 
𝑖𝑂(𝑡) =
𝑣𝑖𝑛𝑣(𝑡)+𝑣𝐴𝑂𝐹(𝑡)
𝑅
(83) 
𝑖𝑂(𝑡) =
[
2
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣∙∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1,5,7… ]+[𝑆𝐴𝑂𝐹(𝑡) 𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡)] 
𝑅
(84)
𝑖𝑂(𝑡) =
[
2
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣∙∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1,5,7… ]+[ 
6
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛= 5,7,11...  𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡)] 
𝑅
(85)       
𝑖𝐷𝐶 𝐴𝑂𝐹(𝑡) =    [
6
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=3,5,. ] 
[
2
𝜋
𝑉𝐷𝐶 𝑖𝑛𝑣∙∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=1,5,7… ]+[ 
6
𝜋
∑
sin(𝑛𝜔𝑡)
𝑛
∞
𝑛=3,5,.  𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡)] 
𝑅
 (86)        
Then substituting equation 86 in equation 87 note that K=0 since that the DC Link is 
initially uncharged 
𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡) =
1
𝑐
∫ 𝑖𝐷𝐶 𝐴𝑂𝐹(𝑡) + 𝐾 (87) 
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To simplify the analysis only the DC components of the previous equation have been 
taking in consideration. Thus, when the mean value of the previous equation 87 is 
obtained the resulted equation is the same as equation 33 attained from single phase 
AOF : 
Table 11: The values of Vdcinv and Vdcaof average values with respect to the presented injected 
harmonics for case 2 
Harmonics Taken Into 
consideration 
𝑎1 𝑎0
1
st
  , 5
th
0.0729 -0.0243 
1
st
  ,5
th
 ,7
th
0.11 -0.0367 
1
st
  , 5
th
 , 7
th
 ,11
th
0.1251 -0.0417 
All odd Harmonics 0.1782 -0.059 
It can be noticed from the Table 11 that 𝑎0 = −
1
3
𝑎1 in all cases. Moreover, 41% 
of the DC components generated from fundamental and 3
rd
 only. On the other hand,
when taking up to 11
th
 harmonic into consideration we   can reach 70% of the total DC
Components. Therefore lower order harmonics are mainly responsible for charging the 
AOF DC Link Capacitors which was also the case for the previous sections. Not that 
The DC gain 
𝑎0
−𝑎1
 equal  
1
3
    in this case. 
 𝑉𝐷𝐶𝐴𝑂𝐹 Response for step input of  Vinv = 681v assuming R=1.832 and 
c=220µF driven from design example in Table 9 will results 𝑉𝐷𝐶𝐴𝑂𝐹 =  227v when 
excluding the lower harmonics and the ripple effects. The step response is expressed in 
MATLAB simulation as illustrated in Figure 41. 
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Figure 41 Vdcaof response to step input of Vdcinv =681v 
 
 
 
          Note that the previous response (Figure 41) excludes the ripple effect caused by 
the even harmonics 2
nd
, 4
th
, 6
th…etc. Thus, by simply adding those ripple resulted from 
equation 88 to Figure 41 the DC Link normalized ripple waveform can be found as 
follows:     
𝑣𝐷𝐶 𝐴𝑂𝐹(𝑡) = 𝐼𝑜
6
𝜋𝑐
 (
sin(4𝜔𝑡)
20
−
sin(6𝜔𝑡)
20
+
sin(6𝜔𝑡)
28
−
sin(8𝜔𝑡)
28
… . . )                                (88) 
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Figure 42 AOF dc-link ripple waveform in case of voltage injection excluding triplen harmonics 
And the resulted addition of the AOF DC gain obtained from Figure 41 and ripple 
obtained from Figure 42 has been simulated in PSIM (Figure 43). 
Figure 43 AOF final dc-link wave form after adding the ripples obtained from PSIM simulation 
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3.3.2.2 AOF dc-link design 
In this study the DC Link is self-balanced in which it get charges until it reached 
Vdc and maintain its value there with only associating ripples generated from harmonics 
starting from 4
nd
 harmonic similar to what  was explained in in chapter 2. And that can 
be illustrated in equation 20 in which K equals Vdc/3 in steady state and the other terms 
associate the ripple to the Vdc/3 value. 
          𝑖𝐷𝐶 𝐴𝑂𝐹(𝑡) have been demonstrated before in equation (80) and can be related  ΔQ. 
ΔQ can be obtained by plotting equation (80) and integrate the area when the capacitor is 
charging as shown in the following Figure 44: 
 
 
 
 
Figure 44 AOF normalized dc-link current 
 
 
 
The shaded area can be calculated to obtain normalized  ΔQ value for 400Hz 
fundamental frequency. Using MATLAB, the normalized ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 = 22.342 ∙
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10−6 Note that this number is linearly proportional to fundamental frequency. Then
substituting that number in equation 18 
ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 ∙ 𝐼𝑜 ∙
6
𝜋
= CΔV𝐴𝑂𝐹_𝐷𝐶 (89) 
And when dividing by the output phase voltage (Peak) Vo the following equation will be 
resulted 
ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 ∙
𝐼𝑜
𝑉𝑜
∙
6
𝜋
=
CΔV𝐴𝑂𝐹𝐷𝐶
𝑉𝑜
 (90) 
And   VDC_AOF =
VDC
3
 which is the minimum possible ratio between that main inverter 
DC Link and the three AOF DC Links. Moreover the following equations are carried 
out: 
3 ∙ 𝑉𝐷𝐶_𝐴𝑂𝐹 =
2∙𝑉𝑜
𝑚𝑎
  (91) 
𝑉𝑜= 
3
2
∙ 𝑉𝐷𝐶_𝐴𝑂𝐹 ∙  𝑚𝑎      (92) 
Substituting equation 92 in 90 will lead to below equation 
ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑 ∙
𝐼𝑜
𝑉𝑜
∙
6
𝜋
=
𝐶∙ΔV𝐴𝑂𝐹_𝐷𝐶
3
2
∙𝑉𝐷𝐶_𝐴𝑂𝐹∙ 𝑚𝑎
(93) 
For resistive load the capacitance can be computed using this equation: 
C ∙=
9
𝜋
∙
𝑚𝑎∙ΔQ𝑛𝑜𝑟𝑚𝑎𝑙𝑖𝑧𝑒𝑑
𝑅∙
ΔV𝐴𝑂𝐹_𝐷𝐶
𝑉𝐴𝑂𝐹_𝐷𝐶
(94) 
For the given design example in analysis section the DC Link can be found to be 
C = 220 µF ( for 20% ripple and ma=1.274) 
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3.3.2.3 Passive filter design 
Considering the design parameters in Table 9 the inductance value can be 
obtained in the same manner as conventional inverter by using equation 41. However, 
the voltage of the AOF is one third the main DC link giving an inductor reduction 
advantage by a factor of 3. Moreover, the switching frequency is 5 times more due to 
high performance switching used in AOF as a result the inductance value will be further 
reduced by a factor of 5. Therefore the inductance is 15 times smaller than conventional 
3 phase inverter. Hence that the filter inductor value can be obtained from equation (95): 
𝐿 ≥
𝑉𝑑𝑐
3
8∙𝑓𝑠𝑤∙0.2∙𝑖𝑝𝑒𝑎𝑘
(95) 
𝐿 = 12µ𝐻 for this case. 
To find the filter capacitor value a proper resonance frequency can be selected given 
Equation 42. 
Assuming that the hardware switching frequency capability is 𝑓𝑠𝑤 = 50𝐾ℎ𝑧 then, 
𝑓𝑟𝑒𝑠 = 10𝐾𝐻𝑧 , and  the capacitance can be found using 43 and 44. The resulted filter 
capacitance  c  is  21µF. 
Total Harmonic Distortion (THD) can be assumed to be equivalent to the gain H 
(equation 47) of the 2
nd
 order filter at the switching frequency since that  all  harmonics
components  between the fundamental and the switching frequency  equals to zero due  
Pulse Width Modulation scheme. The resulted gain (H) is 4.2% then THD is less than 5%
which is complies for most industrial applications.
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Finally 3 phase AOF topology have been simulated in MATLAB considering 
Table 9 specification and the designed LC-Filter and DC Link Values as demonstrated in 
Figures 45 and 46. 
Figure 45 Simulation of reference voltages injected by AOF and phase voltages of the main in MATLAB 
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Figure 46 Simulation of load voltages and voltage from of the filter inductor in MATLAB 
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4. COMPARISON BETWEEN THE THREE  METHODS
          Since that the passive elements (L-C filters/DC links) have been analyzed for the 
conventional inverter (case 1), proposed AOF with triplen harmonic injection (case 2) 
and proposed AOF without triplen harmonic injection (case 3), a fair comparison can be 
made in terms of size. The inductor size in terms of volume and weight is proportional to 
the energy density and that concept can also be applied to the capacitors as shown in 
[28]. 
It is well know that energy stored in the inductor is:  
𝐸𝐿 =
1
2
𝐿𝑖𝑝𝑒𝑎𝑘  (96) 
Note that 𝑖𝑝𝑒𝑎𝑘  is the maximum peak current that can pass through the inductor when 
including current ripple. On the other hand energy stored in the capacitor can be denoted 
as: 
𝐸𝑐 =
1
2
𝑐𝑣𝑝𝑒𝑎𝑘 (97) 
          Hence that 𝑣𝑝𝑒𝑎𝑘  is the maximum peak voltage across the capacitor when 
including voltage ripple. Generally, the inductor energy density 𝜌𝐿 is less than the 
capacitor 𝜌𝑐 although the same amount of energy is presented in both of them. Thereby, 
it’s advised to use capacitive instead of inductive as energy storage when possible to 
offer more space. However, in this study the inductor is assumed to be 5 times bigger 
than the capacitors such that  
𝜌𝑐 =  5 ∙ 𝜌𝐿 (98) 
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 Table 12 summarizes the outcomes of size comparison for the aforementioned 3 
topologies when excluding switches and heat sinks sizes. 
Table 12: Comparison between the two proposed AOF topologies and the conventional high frequency 
three phase inverter 
Case1 
Without 
AOF 
Case2 
Injected Voltage 
from square 
Waveform 
(3th,5th,7th..etc..) 
Case 3 
 Injected 
Voltage from 
6 step 
Waveform 
(5th,7th..etc..) 
Modulation Index 
(M) 
1.1547 1.278 1.278 
Harmonic In 
AOF DC Link 
NA 2
nd
 4
th
 
Harmonic In 
Main Inverter 
DC Link 
25
th
 4
th
 6
th
 
Main Inverter 
SW Stress 
Vdc Vdc Vdc 
LC Filter 
177µH-
36µF 
18µH-15µF 12µH-21µF 
DC Capacitor 
Size 
NA 286uF 220uF 
DC Capacitor 
Voltage(Peak) 
NA 400v 267v 
Switching 
Frequency 
10kHz 400Hz/ 50kHz 
400Hz/ 
50kHz 
THD <5% <5% <5% 
Number of 
Switches 
6 6+12 6+12 
Energy Inductive 
( Filter) 
240Amp_peak 
load in J 
5.1 x 3 0.518 x 3 0.346 x 3 
Energy 
Capacitive (DC 
Link) in Joule 
NA 22.88 x 3 7.84 x 3 
Energy 
Capacitive 
AC  440 Vpeak 
Load in Joule 
3.5 x 3 1.452 x 3 2.03 x 3 
LC Filter Size  
Assuming (ρc = 5 
x ρL) 
(3.5 
+5.1/ρ) 
= 29 
(1.452+22.88 
+0.518/ρ) 
=27 
(2.03+7.84 
+0.346/ρ) 
= 11.6 
Size index 
(Dividing by 29) 
1 0.93 0.4 
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Given Table 12, the proposed 3 phase AOF without injected triplen harmonics 
proves to be 60% smaller than conventional 3 phase inverter. While the 3 phase AOF 
with injected triplen harmonics is 7% smaller due to the large added AOF DC Link. As a 
further step, the proposed topologies have been also tested under different switching 
frequency 𝑓𝑠𝑤 conditions as tabulated in Table 13: 
Table 13: L-C filter size reduction with respect to 𝑓𝑠𝑤 increase
𝒇𝒔𝒘 = 𝟓𝟎𝑲𝑯𝒛 𝒇𝒔𝒘 = 𝟏𝟎𝟎𝑲𝑯𝒛 𝒇𝒔𝒘 = 𝟐𝟎𝟎𝑲𝑯𝒛 𝒇𝒔𝒘 = 𝟒𝟎𝟎𝑲𝑯𝒛
Case 2 
L-C 
Case 3 
L-C 
Case 2 
L-C 
Case 3 
L-C 
Case 2 
L-C 
Case 3 
L-C 
Case 2 
L-C 
Case 3 
L-C 
18µH/15µF 12µH/21µF 11µH/6µF 7µH/9µF 6µH/3µF 4µH/4µF 3µH/2µF 2µH/2µF 
The L-C filter size reduce significantly with switching frequency and that filter 
side reduction with further decrease the overall passive elements size index. A 
relationship between the size index and switching frequency have been obtained after 
combining data from Tables 12 and 13  as shown below Figure 47:  
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Figure 47 Passive elements size index vs. switching frequency 
The overall passive elements of case 3 decrease the size of passive elements by up 71% 
in case of 𝑓𝑠𝑤 = 400𝐾𝐻𝑧 while case 2 reduce the passive elements size by 20%. 
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5. SOFTWARE SIMULATION
5.1 Three phase AOF for resistive load 
Three phases AOF have been simulated in PSIM under resistive load condition 
giving the following parameters as tabulated in Table 14 below: 
Table 14: Design example 
𝒇𝒔𝒘 Input DC to 
AOF 
AOF DC Link AOF Filter Line to Line 
RMS Voltage 
AC 3phase 
load 
50Khz 681v 100µf 200µH, 1µF 530v 20kW 
The performance of the 3 phase AOF without the triplen harmonics cancelation 
is illustrated in Figures 48 and 49 below since that the AOF DC Link capacitors are self-
balanced of a value of Vdc/3. 
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Figure 48 The performance of the 3 phase AOF with 3 phase resistive load THD (below 3%) 
When zooming in Figure 48 we can observe high quality voltage output 
waveform (THD < 3) shown in Figure 49 (a) and the voltage subtraction stage waveform 
presented in Figure 49 (b). Also the ripple of the AOF DC Link is less than 5% Figure 
49 (c). 
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Figure 49 More insight figure of the previous Figure 48 
          Considering Main inverter DC Link current and AOF DC Link Current illustrated 
in Figure 50 (a) and Figure 50 (b) respectively, the harmonic distribution of those 
currents can be obtained by applying FFT which lead to Figure 51. 
Figure 50 Main dc-link current on top and AOF dc-link current in bottom
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Figure 51 This figure shows the THD of the main dc current and AOF dc-link current since that the low 
harmonics are presented starting from 6
th
 for main dc- link current while it starts from 4
th
 for AOF dc-link 
current
          Figure 51 shows the THD of the main DC current and AOF DC Link Current 
since that low order harmonics are presented starting from 6
th
 for main DC LINK
Current while it starts from 4
th
 for AOF DC Link Current.
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5.2 Three phase AOF for non-linear load condition 
AOF
AOF
AOF
400Hz InverterMain DC Link Voltage Nonlinear Load
Figure 52 Three phase AOF block diagram for non-linear load condition 
Non Linear load i.e. diode rectifier shown in Figure 52 involves variance of 
impedance though sinusoidal input is presented. Thus, when the input voltage to the 3 
phase diode rectifier is sinusoidal the input current will be non-sinusoidal and that 
present harmonics that might disturb the system. Therefore VSCF with 3 AOF blocks 
have been tested under 3 phase diode rectifier non-linear load to analyze its 
performance. For Ideal 3 phase sinusoidal voltage input to a 3 Phase rectifier the current 
waveform will involve lower odd harmonics occur on:  2𝑘 ± 3, 𝑘 = 1,2,3 … . Thus the 
lowest current harmonic presented is 6
th
 and it’s approximated magnitude is assumed to
be 50% of the fundamental. Table 15 summarizes the components parameters selected 
for testing 3 phase sinusoidal output resulted from the 3 AOF blocks which feeds a 3 
phase non-linear diode rectifier load. Note that that AOF is self-balanced at one third of 
the main DC input voltage value thus that the close loop control has not been used in this 
analysis. Small passive damping impedance in series with Filter inductors is needed to 
assist in neutralizing the added 3 phase nonlinear load harmonic effects [3]. The 
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schematic of PSIM circuit is shown in Figure 53 and the results are demonstrated in 
Figures 54,55 and 56. 
Table 15: 3 phase AOF design parameters under 3 phase diode rectifier load 
Fsw Input DC 
to AOF 
AOF DC 
Link 
AOF Filter Line to 
Line RMS 
Voltage 
DC load DC 
Output 
50KHz 681v 100µF 200µH, 
50µF 
530v 20KW 718v 
Figure 53 PSIM circuit schematic for 3 phase AOF with 3 phase diode rectifier that supply resistive load
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Figure 54 (a) Line to line output voltage from AOF  (b) line current to the 3 phase diode rectifier. 
Although   the 3 phase nonlinear load is presented still input voltage maintains a good quality voltage at 
THD less than 5%. 
Next Figure 55  shows VLLAB (a) with Respect to Line current ILA  (b) and the voltage 
injection stage waveform VaA  (c) 
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Figure 55 (a) The line to line voltage waveform (VLLAB). (b) line current ILA wave form (c) the voltage 
injection stage waveform VaA 
When observing the transient response of the three AOF DC link block voltages 
it can be noticed that the system is naturally stable at DC-Link voltage value of one third 
of the main input voltage as proved in Figure 56. 
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Figure 56 The transient response of the three AOF DC link block voltages 
5.3 Three phase AOF under unbalanced load condition 
 Considering the design specification shown in Table 16 for an ideal balanced 
resistive load, the resulted simulated voltage waveforms are shown in Figure 57. 
Table 16: Design example for unbalanced load condition 
𝒇𝒔𝒘 Input DC 
to AOF 
AOF DC 
Link 
AOF Filter Load RMS 
Voltage 
AC load 
50KHz 681v 40uF 5µH, 10µF 480v 20kW 
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Figure 57 The design example waveforms before the unbalanced load
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Since that the balance load condition implies that: 
1. All 3 loads  consumes the same amount of power
2. All 3 load  have the same frequency
3. All 3 loads  are 120
o
 phase from each other’s
In this study, only the first condition have been analyzed. 
5.3.1 When one of the phases of Y connected resistive load draw more power than the 
others (case 1) 
Load C
Pa and Ia 
Doubled
Load A
Load B
Figure 58 Case 1 load representation 
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When simulating condition shown in Figure 58 in PSIM (Figure 59) the resulted 
line to line voltage is not affected though the phase current and phase voltage is 
disturbed as shown in Figure 60. 
Figure 59 Case 1 representation in PSIM 
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Figure 60 (a) Shows the line to line voltages of the load (b) the time in which over loading in phase A 
occur (c) the phase voltage which is affected by the unbalanced condition 
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5.3.2 When one of the three phase is disconnected for delta connected resistive load 
(case 2) 
Load A
Load B Lo
ad
 C
a c
b
Ia
Ib
Ic
Figure 61 Case 2 load representation 
If a fault occur in  delta connected ac load in which one of the phases load draw 
zero current (Figure 61) as simulated in PSIM (Figure 62) the resulted output line to line 
voltage is maintained within 3.5% of the pre-fault value and 5 % THD. On the other 
hand the phase current is severely effected as expected. This performance is shown in 
Figure 63. 
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Figure 62 PSIM schematic for case 2 
It can be notice from Figure 63  that VLLA and VLLB slightly increased by (20v 
about 3.2%) while the VLLC in which the faults occurs has been increased by 80v about 
12.9%. While the line Currents A and C decreases by 41.5% though the line B currents 
remain the same. 
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Figure 63 Unbalanced load case 2 resuls  (a) VLLA,VLLB and VLLC  (b) fault response (c) the line 
currents 
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6. MAIN INVERTER VOLTAGE CONTROL METHODOLOGY
Since that Pulse with modulation techniques can be classified into 4 main types: 
- Sinusoidal PWM (SPWM) 
- Selective Harmonic Elimination PWM (SHEPWM) 
- Space Vector PWM (SVPWM) 
- Delta Modulation PWM 
In this study only  SPWM have been used for the conventional inverter case in 
chapter 2, while  SHEPWM and SVPWM modulation will be considered in this 
chapter for their competitive advantages  compared to other topologies. 
6.1 Adding one firing angle to the main inverter using SHPWM 
Selective Harmonic Elimination Pulse Width Modulation (SHEPWM) is a 
programed pulse width modulated technique in which the magnitude of the fundamental 
components is controlled as well selected harmonics to be eliminated. And the analysis 
can be obtained graphically in which the angles α0 , α1 , α2 , α3 ,….. αn are assumed to be 
variable as shown in Figure 64[29-31]: 
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,
Figure 64 Three-level preprogrammed PWM switching pattern with five switching angles (α0, α1, α2, α3, 
and α4). (© IEEE 2010 [29]- Adapted with permission) 
Then when applying FFT for the waveform shown on Figure 64 the following 
Fourier coefficient will be resulted 
𝑎𝑛 =
4
𝑛𝜋
[1 + 2 ∑ (−1)−𝑘 cos(𝑛𝛼𝑘−1)
𝑁
𝑘=1  ] (99)       
𝑏𝑛 = 0                                                                                                                         (100) 
Equation (99) has N variables (𝛼0 𝑡𝑜 𝛼𝑘−1) thus to obtain a set of solution by N-1 
equations to zero the harmonics and assign a specific value of the magnitude of the 
fundamental such that [89-91]:   
𝛼0 < 𝛼1 <  𝛼2 <  𝛼3 <  𝛼4 < 𝛼𝑘−1 <
𝜋
2
(101) 
Then a set of nonlinear equation will be resulted to obtain the values of those angles as 
shown below 
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2 cos(𝛼0) − 2𝑐𝑜𝑠(𝛼1). . +2(−1)
𝑁+1𝑐𝑜𝑠𝛼𝑁  = 
 𝜋𝑎1
2
+ 1
2 cos(5𝛼0) − 2𝑐𝑜𝑠(5𝛼1). . +2(−1)
𝑁+1𝑐𝑜𝑠5𝛼𝑁 =    1
. 
. 
. 
2 cos(𝑥1𝛼0) − 2𝑐𝑜𝑠(𝑥1𝛼1). . +2(−1)
𝑁+1𝑐𝑜𝑠𝑥1𝛼𝑁 = 1 (101) 
When finding the solution of the following set of equation  hence that only one 
angle is needed  to control the fundamental frequency while any additional angle can 
eliminate one harmonics i.e. to eliminate 5
th
 and 7
th
 and obtain a fundamental  amplitude
of 80% of the normal value 3 angles  𝛼0 , 𝛼1 𝑎𝑛𝑑  𝛼2 are required. 
The Programmed PWM Technique Advantages are [31]: 
1- High Quality Output Voltage 
2- About 50% reduction in switching frequency compared to SPWM 
3- Suitable for Higher voltage and higher power inverter systems, where switching 
frequency is a limitation. 
4-  Higher voltage gain to over modulation 
5- Reduced size of dc-link components 
6- Selective elimination of lower order harmonics guarantee avoidance of 
resonances with external line filtering networks 
          Thus, Deploying Programmed PWM concept on the main inverter shown in 
Figure 64 will allow an output voltage control feature. To demonstrate the Programmed 
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PWM affectivity in the proposed topology angles 0, 6, 12, 30 and 45 have been 
simulated in PSIM expressed in Figurers 65 and 66 using parameters selected from 
Table 17. 
Table 17: Proposed topology designed parameters for programmed PWM technique 
Main Inv. 
𝒇𝒔𝒘 
AOF 
 𝒇𝒔𝒘 
Input DC to AOF AOF DC 
Link 
AOF Filter L-L RMS Voltage AC load 
400Hz 50KHz 100v 100uF 15µH, 50µF 100v 167W 
Figure 65 PSIM schematic for the proposed topology power circuit when the main inverter is controlled 
using programmed PWM 
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Figure 66 PSIM schematic for the proposed topology control circuit when the main inverter is controlled 
using programmed PWM 
The simulation has been demonstrated Figure 67 hence that the output line to line 
voltage is successfully regulated according to ma value:   
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Figure 67 Voltage control method using Programmed PWM showing: (a) line to line voltages for 
ma=1.217. (b) line to line output voltages for several ma’s.
  The voltage injection stage waveform will be changed depending on the ma as 
shown in Figure 68 hence that when α0= 0  the modulating signal will be equivalent to 
the proposed topology from Chapter 3. 
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Figure 68 Modulating signal waveform for angles 0, 6, 12, 30 and 45 
Consequently, the AOF DC link waveform will be varied with respect to ma variation as 
illustrated in Figure 69. 
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Figure 69 AOF dc-link waveform under different ma values 
      Moreover, at ma = 1.217 at 𝛼0= 12 the magnitude of fifth harmonic is equal to 0 
as shown in Figure 70 as a result, the harmonic of the AOF DC Link will start at 7
th
 and
that can be utilized in reducing the DC Link size. 
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Figure 70 Harmonics distribution for AOF dc-Link voltage for different ma values
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6.2 Low switching frequency of the main inverter using SVPWM 
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Figure 71 Proposed topology with SVWPWM main inverter voltage control 
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          There are several ways to drive the Space Vector Pulse Width Modulation 
(SVPWM) technique for the proposed AOF topology shown in Figure 71. And the most 
simplified one is Carrier Based PWM CBPWM.  The analysis can be started by first 
obtaining the zero sequence voltage VNn(t) (shown in Figure 72 (b) )  using the following 
equation [32-34]: 
VNn(t) =
1
2
[max ( 𝑉𝑎 (𝑡), 𝑉𝑏(𝑡), 𝑉𝑐(𝑡)) + min ( 𝑉𝑎 (𝑡), 𝑉𝑏(𝑡), 𝑉𝑐(𝑡))]    (102) 
Since that 𝑉𝑎(𝑡), 𝑉𝑏(𝑡) 𝑎𝑛𝑑 𝑉𝑐(𝑡) Are sinusoidal voltages with unity magnitude,
thus, when subtracting  VNn(t) from 𝑉𝑎(𝑡), 𝑉𝑏(𝑡) 𝑎𝑛𝑑 𝑉𝑐(𝑡)  as shown in Figure 72 it will
cause the modulating signal expressed in Figure 73 (a). This wave from is under 
modulated with a maximum amplitude of ±0.866 and to make this waveform fully 
modulated at ±1 value  𝑉𝑠𝑣𝑝𝑤𝑚∗(𝑡) have to be multiplied with a 1.154 factor to results
the final 3 phases modulating signal illustrated in Figure 73(c). Moreover, 1.154 gain 
factor is equal to the  maximum modulation index hence that the major SVPWM 
advantage is it’s over modulation capability up to ma =1.154. Unlike SPWM,   SVPWM 
involve lower order harmonics but very small in magnitude. 
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Figure 73 This figure shows the control voltage waveforms driven from the previous Figure 72 
Similar to SHPWM, SVPWM have been employed in the main inverter to regulate the 
output voltage depending on the modulation index when using design specification 
obtained from Table 18. 
Table 18: Proposed topology designed parameters for SVPWM technique 
Main Inv. 
𝒇𝒔𝒘 
AOF 
𝒇𝒔𝒘 
Input DC 
to AOF 
AOF DC 
Link 
AOF Filter L-L RMS 
Voltage 
AC 
load 
5KHz 50KHz/effective 
100KHz 
100v 100µF 15µH, 50µF 100v 16.67
W 
0
-0.5
-1
0.5
1
Va Va_SVPWM_before
0
-0.1
-0.2
-0.3
-0.4
0.1
0.2
0.3
VnN
0 0.002 0.004 0.006 0.008 0.01
Time (s)
0
-0.5
-1
-1.5
0.5
1
Va_SVPWM Vb_SVPWM Vc_SVPWM
(a) 
(b) 
(c) 
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Figure 74 PSIM schematic for the proposed topology power circuit when the main inverter is controlled 
using SVPWM 
 
 
 
When using PSIM, the SVPWM block diagram illustrated in Figure 72 is 
integrated in one block (Figure 75) in which it directly generates the full modulated 
signal that in turns compared to saw tooth carrier signal to drive the switches in AOF 
blocks  as  expressed in Figure  76. 
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Figure 75 SVPWM implementation in PSIM to control the main 3 phase inverter as low switching 
frequency 
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Figure 76 PSIM schematic for the proposed topology control circuit when the main inverter is controlled 
using SVPWM 
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The results have been demonstrated in below Figure 77 hence that the output line to line 
voltage is successfully regulated according to ma value:   
Figure 77 Voltage control method using SVPWM in the main inverter showing: 
(a) line to line output voltages for several ma’s.(b) line to line voltages for  ma=1.15
The voltage injection stage waveform will be changed depending on the ma as 
expressed in the following Figure 78. Consequently, AOF DC Link will involve ripples 
with different harmonic distribution as expressed in Figures 79 & 80. 
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Figure 78 Modulating signal waveform for ma=1.15, 1, 0.575 and 0.23 
 
 
 
 
 
Figure 79 AOF dc-link waveform for different ma values 
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          Therefor when FFT has been implemented for the waveform given in Figure 79, it 
can be observed that the harmonics in DC link start to occur close to the main inverter 
switching frequency which is in this case 5kHz ±800𝐻𝑧  according to the 3 phase 
SVPWM mf ±2. However, when varying the modulation the harmonics distribution 
varies accordingly.  
Figure 80 Harmonic distribution for AOF dc-link voltage for different ma values 
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7. HARDWARE IMPLEMENTATION AND EXPERIMENTAL RESULTS
7.1 Digital signal processor (DSP) implementation 
Figure 81 DSP implementation for single phase AOF 
The Digital Signal Processor (DSP) implementation have accomplished by 
utilizing SIMCPDER graphical feature in PSIM shown in Figure 81.  Thus, 2 GPIO 
registers has been used to drive the 4 switches on the main 400Hz square wave inverter. 
On the other hand, two PWM signals have been used to drive the 4 AOF switches in a 
SimCoder by 
PSIM C Code
Executable 
Code
Dead Time 
Block 
TI
F28335
GPIO Block 
Assembly 
code
Code Composer Studio 
by Texas Instrument
2 PWM Blocks 
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unipolar scheme. After drawing the Schematic in PSIM SIMODER convert the PSIM 
graphical interface into C code. Then by compiling the generated code in  Code 
Composer Studio (CCS) the code will be converted eventually to executable file to be 
uploaded in the TIF28335 DSP which designed by Texas Instrument. 
7.2 Hardware implementation 
Figure 82 Hardware implementation 
15v DC Supply 
DSP 
Gate Drive 
Main Inverter H 
Bridge 
C - Filter L - Filter AOF DC Link Load 
DC Input 
AOF H Bridge 
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The main inverter and AOF inverter have been implemented using two 
SEMEKRON GATE Drives “SKHI- 61R” in which they were powered by the 15v DC 
supply as presented in Figure 82. While two “SKHI- 61R SEMEKRON 10KW” 
inverter module have been selected to drive 400HZ Square wave Inverter and AOF 
Inverter. Hence that over all VA rating of the PCB board in 1.2KVA. The main DC 
Power supply for the power circuit is “B&K Precision XLN10014” which capable to 
supply 100Vdc-14A Load as displayed in Figure 83. 
 
 
 
 
Figure 83 DC supply to the power circuit 
 
 
 
 Moreover, L-C and DC Link Values have been designed according to Chapter 2 
equations and tabulated in Table 19 and the results are demonstrated in the following 
figures taken from oscilloscope (oscilloscope is manufactured by Tektronix with Model 
TDS3034C).  Using a bipolar switching scheme illustrated in Figures 84 & 85 verified 
the Chapter 2 waveforms shape and THD less compliance than 5%. 
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Table 19: Design parameters for hardware implementation in case of resistive load (AOF switching at 
bipolar scheme) 
AOF 
𝒇𝒔𝒘 
Input DC 
to AOF 
AOF DC 
Link 
AOF 
Filter 
RMS 
Voltage 
AC load 
24KHz 100v 1.1mF 10µH, 
130µF 
90v 100W 
Figure 84 The upper waveform represents the load voltage while the lower waveform represents the 
voltage injection stage 
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Figure 85 The upper waveform represents the load voltage while the lower waveform represents the main 
inverter square wave voltage stage 
Hence a unipolar Switching scheme cause a better quality output due to the 
unwanted harmonics start to appear at twice the switching frequency [26]. Thus, 
Unipolar Switching Scheme has been also considered in thus experimental results. Table 
20 express reduced power design example and the obtained voltages waveforms are 
Figures 86 & 87. As expected, load voltage THD is improved compared to bipolar case.  
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Table 20: Design parameters for hardware implementation in case of resistive load (AOF switching at 
unipolar scheme) 
AOF 
Fsw 
Input DC 
to AOF 
AOF DC 
Link 
AOF 
Filter 
RMS 
Voltage 
AC load 
24Khz 
/Unipolar 
100v 50µF 1.1mH, 
0.22uF 
81.6v 51.6W 
Figure 86 The upper waveform represents the load voltage while the lower waveform represents the main 
inverter voltage Vab 
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Figure 87 Sinusoidal output waveform (on top) with respect to AOF voltage waveform (on bottom) 
Finally, the proposed Single phase AOF topology has been tested under a non-
linear load diode rectifier having the specifications expressed in Table 21. AOF voltage 
output maintain a good quality voltage waveform hence that it is slightly degraded due 
to low order harmonics generated by the diode rectifier load as verified in Figure 88. 
Table 21: Design parameters for hardware implementation  in case of a diode rectifeir load 
AOF 
Fsw 
Input VDC 
to AOF 
AOF DC 
Link 
AOF Filter RMS Voltage to 
the rectifier 
AC load Ld,  Cd for 
rectifier 
24KHz 
/Unipolar 
65v 20µF 110µH, 
5uF 
58.5 32.75W 6.6mH, 
1.1mF 
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Figure 88 The results with nonlinear diode rectifier load showing: Ch1 as output current from AOF into 
diode rectifier and Ch2 as output voltage from AOF into diode rectifier and Ch3 as voltage injected 
waveform across AOF 
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8. CONCLUSION AND FUTURE WORK
8.1 Conclusion 
A concept called “Active Output Filter” (AOF) has been proposed. It aims to 
enable the replacement of bulky passive output filter with semiconductor-based devices 
in series with a minimized LC that perform two cases of voltage harmonic injection with 
an advantage of 1.27 modulation index. The first case in which the triplen harmonic is 
presented have reduced the size of the LC filter by 7% while  the second case in which 
the triplen harmonic is canceled in the injected voltage have reduced the size of the LC 
filter by more than 60%. Moreover, 2nd harmonic is existed in AOF dC-link in the first 
case while the second case has even harmonics starting from the 4th. Thereby the second 
case is preferable and selected for software and experimental implementations. 
Moreover, the size of the LC filter is switching frequency dependent in which it can be 
further reduced up to 71% times when the 𝑓𝑠𝑤 is 400Khz. Finally, SHEPWM and 
SVPWM have been implemented for the main inverter to offer an output voltage control 
feature. 
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8.2 Future work 
            Future work would be done to explore the following: 
 Perform a detailed inductor sizing and performance utilizing MAXWELL
Program 
 Exploring Efficiency analysis  utilizing efficient switches i.e. GaN, SiC
 Utilize AOF for 60 Hz Adjustable Speed Drive Application
 Exploring Heat Sink Design and optimization
 Investigating LCL filter configuration effect
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